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ABSTRACT
Design and Evaluation of a CMOS Contact-Imaging System for Microfluidics
Andrés Moroni Galán Cherrez
Department of Electrical and Computer Engineering, BYU
Master of Science
A CMOS contact-imaging system for microfluidics is presented. The microsystem
integrates a five-layer PDMS microfluidic network and a CMOS image sensor fabricated in a
standard 0.18 µm technology. The CMOS image sensor consists of two 10×1-pixel array, an
amplifier, and a control logic. The imager is able to achieve a low dark signal of 1.67 mV/s, a
maximum integration time of 514 s, and a high dynamic range of 75.2 dB at 1 s integration time.
The microfluidic device integrates several actuated valve to achieve a fully automated lab-on-achip. This work also presents a quantitative comparison of the photomultiplier tube (PMT) and the
CMOS contact-imaging system. The CMOS-microfluidic device is validated using an on-chip
chemiluminescent analyte.

Keywords: contact imaging, microfluidic device, chemiluminescence, photolithography, CMOS
image sensor, polydimethylsiloxane (PDMS)
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INTRODUCTION

In recent times, there has been considerable efforts dedicated to the development of
microfluidic platforms integrated with microelectronics [1][10][11] to achieve highly portable and
inexpensive biosensing devices. Such systems are especially attractive for point-of-care (POC)
diagnostics to address global health issues [2][3]. Portable microfluidic devices are used for
pathogen detection, infectious and chronic disease diagnosis, and biological warfare agents [4].
Conventional imaging systems integrated with microfluidic devices requires complex optics
such as the photomultiplier tube (PMT) or the charge-couple device (CCD) [5]. While the PMT
has been widely adopted in biosensing applications, it is bulky, power-hungry, and expensive [6].
CCD based-camera systems for luminescence detection require cooling to improve the sensitivity,
making the optical setup expensive and difficult to miniaturize [11]. One example of a
conventional luminescence sensing system is that presented in [7]. This work detects luminescence
of fluorescence and bioluminescence resonance energy transfer using an optoelectronic detection
apparatus which includes an PMT, as shown in Figure 1-1(a). The objective lens, dichroic mirror
(DM), bandpass filters (BP), and de-magnification lenses (D. Lens) make this apparatus bulky and
expensive, thus motivating the development of alternative methods to detect luminescence.
Unlike conventional imaging sensing systems, contact imaging is a technique where the
object to be imaged is placed near, or in many cases directly on, the photodetector [3][8][11], as
shown in Figure 1-1(b). In chemiluminescence contact imaging microsystems, for example, the
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sample volume is in close proximity to the detector, and it is typically contained and controlled
with a microfluidic device. This technique maximizes the optical geometrical collection efficiency
by minimizing the optical loss to improve the detection of very weak light such as bioluminescence
[9]. Additionally, it provides low fabrication cost, high portability, high-sensitivity and accurate
measurements [5] by eliminating the need for bulky and expensive optical instruments.

Figure 1-1. a) Conventional imaging and b) contact imaging.
Innovative contact imaging techniques have been reported in [10][11][13]. The work in [10]
integrates a two-layer soft polymer microfluidic network with a CMOS active pixel sensor (APS)
and detects chemiluminescence and electrochemiluminescence of luminol. In [11], the CMOS
bioluminescence detector is coupled to a fiber-optic faceplate with the luminescent assay for
determining gene expression, intracellular ATP, and sequencing DNA. The work in [13] includes
a polydimethylsiloxane (PDMS) microfluidic channel attached on top of a CMOS image sensor
for flowing cell recognition and counting. However, despite these and many other prior works on
contact imaging, there has been no rigorous studies to-date to quantitatively compare the
2

sensitivities of the PMT-based and the contact imaging-based approaches. In addition, none of the
current works include integrated microfluidic controls with electronics, a critical feature needed to
precisely manipulate fluids to realize lab-on-chips.
This work presents, for the first time, a quantitative comparison of the performance of the
PMT and the contact imaging-based sensor. The results of this study show that the latter technique
achieves significant improvement in signal-to-noise ratio and sensitivity to low-concentration
luminescent assays over the former technique. This work also demonstrates the first use of
integrated microfluidic controls using a valved PDMS device with a CMOS chip, thus laying the
foundation for fully automated lab-on-chips.
Device Architecture
The implemented CMOS image sensor is integrated into a microfluidic device to enhance
the sensor’s sensitivity to low concentrations of a chemiluminescent analyte. The microfluidic
device allows the light-emitting substance to flow on the silicon surface, maximizing the optical
geometrical collection efficiency of the detector. As shown in Figure 1-2, the CMOS image sensor
is embedded into a PDMS layer to eliminate fluid leakage [34], and is placed on a PCB, allowing
a wire bonding connection between the chip pads and the PCB.
Figure 1-2 presents a diagram of the proposed contact imaging technique using a PDMS
microfluidic device. In this design, five layers of PDMS are attached with integrated valves, fluid
channels, and control channels directly onto a CMOS image sensor. The chemiluminescence (CL)
analyte is introduced into the fluid channels and controlled by actuated valves allowing accurate
testing of the photosensitive pixel array. The proposed light detection device presents a method
that easily integrates a CMOS image sensor onto a flexible and biocompatible substrate (PDMS),
which can potentially replace the optoelectronic detection apparatus in [7].
3

Figure 1-2. Contact-imaging microfluidic device.
Thesis Outline
Chapter 2 explains the design, architecture, and operation of the CMOS image sensor. An
active pixel sensor architecture is presented followed by a description of different circuit
topologies that constitute the CMOS image sensor. Additionally, this chapter describes the
dominant noise sources during different phases of the light sensor.
Chapter 3 outlines the design and fabrication of the microfluidic device. This chapter
explains, in detail, the integration of the CMOS image sensor with the PDMS microfluidic device.
Chapter 4 provides the experimental results of the CMOS image sensor, the microfluidic
device, and the contact-imaging system. Different parameters that determine the quality of the
CMOS image sensor are presented. This chapter also presents a description of the photomultiplier
tube and the chemiluminescent analyte. Then, the sensitivity of the CMOS image sensor is
compared to the sensitivity of the PMT. Finally, the contact-imaging system signal-to-noise ratio
is presented at the end of this chapter.
Chapter 5 summarizes the main points of the thesis and provides ideas for future work.
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2

CMOS IMAGE SENSOR

Introduction
CMOS image sensors have been widely adopted due to their low-power consumption, highspeed, and low cost. The CMOS image sensor has replaced charged-couple devices (CCD) in many
applications because of its ability to integrate digital functions such as: timing, exposure control,
color processing, image enhancement, image compression, and analog-to-digital conversion [5].
However, in the biosensing field, both CCD and PMT are still commonly used for detecting a
chemiluminescence light [5]. But, they present several disadvantages over a CMOS image sensor.
For example, CCD requires cooling, thus making it difficult to miniaturize the system due to the
power requirement [11]. Additionally, the PMT is expensive, bulky, and it requires high voltages
for operation [13]. In contrast, the CMOS sensor is small, low-cost, low-power, and highly
amenable to integrating digital functions, making it an attractive option for lab-on-chips.
Therefore, there has been increasing efforts to replace legacy CCD and PMT with CMOS sensors
in biosensing devices. The purpose of this chapter is to describe the different circuits that constitute
the CMOS image sensor, including the 3-Transistor Active Pixel Sensor (3T APS), pixel amplifier,
and pixel-select and reset logic.
Design Architecture and Operation
Figure 2-1 presents the three primary circuit blocks of the CMOS image sensor: the control
logic, the pixel and the amplifier. The operation of the CMOS image sensor is as follows: when
5

the incident light lands on the pixel, the photodiode converts the incoming photons to electrons.
These electrons will accumulate in the pixel well capacitance, thus changing the voltage across the
diode which is reverse biased. The diode voltage is sensed by a buffer, then amplified and filtered
by the non-inverting amplifier to provide the final output. A reset switch (M1) periodically
discharges the well capacitance to avoid saturating the pixel. The control logic multiplexes the
pixels in the chip to share the same amplifier and current source. The control logic also activates
the reset and amplifier modes. The amplifier contains programmable switches for variable gain. A
detailed description of each of these circuits will be presented in this section.

Figure 2-1. CMOS image sensor architecture.
2.2.1

Pixel Design
Figure 2-2 shows the schematic view of the 3-Transistor Active Pixel Sensor architecture

(3T APS). The pixel architecture has one photodiode, two transistors, and a switch for each pixel.
The photodiode performs the photon-to-electron conversion and the charge-to-voltage signal
6

conversion [15]. The reset transistor, M1, sets the initial voltage of the pixel well capacitance. The
transistor, M2, is a source follower and it buffers the pixel voltage to prevent the load capacitance
(CL) from interfering with the voltage gain of the pixel. The current source, Is, is shared among all
pixels. Finally, the switch select is activated to select a single pixel to be read.

Figure 2-2. 3T APS design schematic.
2.2.2

Pixel Operation
Figure 2-3 shows the operation of the 3T APS, which is divided into a reset and a integration

phase. In the reset state, the transistor M1 is on, and the well voltage is set to 𝑉𝑉𝑑𝑑𝑑𝑑 – 𝑉𝑉𝑔𝑔𝑔𝑔1 .The voltage
at the pixel output is approximately 𝑉𝑉𝑝𝑝𝑝𝑝 = 𝑉𝑉𝑑𝑑𝑑𝑑 − 𝑉𝑉𝑔𝑔𝑔𝑔1 − 𝑉𝑉𝑔𝑔𝑔𝑔2. As soon as M1 is turned off, the

integration phase initiates. In this state, the incoming photons are converted to electrons by the

diode to discharge the well capacitance. The change in the pixel voltage, ∆𝑉𝑉𝑝𝑝𝑝𝑝 , can be described
by

(2-1)

𝐼𝐼

∆𝑉𝑉𝑝𝑝𝑝𝑝 = 𝐺𝐺𝑠𝑠𝑠𝑠 𝐶𝐶 𝑝𝑝𝑝𝑝 ∆𝑇𝑇𝑖𝑖𝑖𝑖𝑖𝑖 ,
𝑤𝑤𝑤𝑤𝑤𝑤𝑤𝑤
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where 𝐺𝐺𝑠𝑠𝑠𝑠 is the source follower gain, 𝐶𝐶𝑤𝑤𝑤𝑤𝑤𝑤𝑤𝑤 , is the well capacitance, 𝐼𝐼𝑝𝑝𝑝𝑝 is the photodiode current,
and ∆𝑇𝑇𝑖𝑖𝑖𝑖𝑖𝑖 is the integration time. The 𝐶𝐶𝑤𝑤𝑤𝑤𝑤𝑤𝑤𝑤 consists of the combination of the photodiode junction

capacitance, the gate capacitance of M2, and the source capacitance of M1. Notice that if the
number of photons hitting the photodiode increases, the photodiode current 𝐼𝐼𝑝𝑝𝑝𝑝 will also increase,

thus producing a large signal and possibly saturating the well capacitance if the pixel is not reset
in time, as shown in Figure 2-3. After the charge has been integrated and converted to voltage, the
pixel-select and reset logic determines which pixel is amplified by the non-inverting amplifier,
which is programmable for 1x or 10x gain.

Figure 2-3. Pixel reset output voltage.
2.2.3

Pixel Layout Design
The layout of the 3T APS architecture is shown in Figure 2-4. The bottom half of the figure

is the p-n junction photodiode, and its active area is 25x25 µm2. The three transistors at the top
half of the figure are the source follower (M2), the NMOS reset transistor (M1), and the pixelselect CMOS switch (select). Figure 2-4 also shows the top view of the source follower substrate
isolation, which is explained in the next section.
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Figure 2-4. 3T APS layout top view.
2.2.4

Source Follower Substrate Isolation
Typically, for all NMOS transistors, the bulk terminal is connected to the substrate, which

is tied to a ground reference. When this is the case, the source follower transistor suffers from gain
nonlinearity due to the nonlinear dependence of Vth on the source-to-bulk voltage. This effect is
eliminated in this work by isolating the source follower input transistor using a triple-well structure
and connecting the source terminal to the bulk terminal [16], as shown in Figure 2-5. This figure
shows the cross sectional view along the dashed line indicated in the middle of Figure 2-4 (a). The
source of the transistor, S, is connected to the isolated p-well through the p+ implant. The bulk
isolation is possible due to the deep n-well (dnw) and n-well (nw) layers around the transistor.
This technique provides a source follower gain improvement and is an effective approach to
reduce noise [18]. The source-follower transistor achieved a gain of 0.95 V/V compared to 0.87
9

V/V obtained in this work. This increased gain is simulated and shown in Figure 2-6, where it
remains constant at -0.49 dB for frequencies ranging from 0-156 MHz. Outside this frequency
range, the gain falls at a rate of 20 dB/decade due to the pole associated with the output node.
Figure 2-7 shows the simulated gain of the pixel as a function of the well voltage (Vcm) where the
maximum gain is -0.49 dB when Vcm is between 0.6-1.8 V.

Figure 2-5. Source-follower substrate isolation cross sectional view, as indicated in the dashed
line (a) in Figure 2-4.

Figure 2-6. Pixel source-follower gain frequency response.
10

Figure 2-7. Pixel source-follower gain vs well DC voltage at 1 kHz.
2.2.5

Well Capacitance
The photodiode used for this design is a conventional p-n junction photodiode (n+ implant

and p-substrate) in reverse bias. The diode junction capacitance is calculated by
𝐶𝐶𝑗𝑗 =

𝐶𝐶𝑗𝑗0

𝑉𝑉
�1− 𝑅𝑅
𝑉𝑉𝑜𝑜

(2-2)

,

where 𝐶𝐶𝑗𝑗0 corresponds to the capacitance with zero bias, 𝑉𝑉𝑅𝑅 is the reverse bias voltage or well
voltage, and 𝑉𝑉𝑜𝑜 is the built-in voltage of the photodiode. Because the well voltage varies during the

integration phase, the well capacitance is variable. Therefore, we use an average value to
approximate the well capacitance, which is found to be 410.93 fF. Figure 2-8 shows a plot of the
simulated diode capacitance with 1.53-V of reserve bias. The following equation is used to
calculate the simulated well capacitance,
11

𝐶𝐶𝑝𝑝ℎ =

1

𝑉𝑉
𝐼𝐼

2𝜋𝜋� �𝑓𝑓

(2-3)

,

where 𝑉𝑉 is the small-signal voltage across the diode, 𝐼𝐼 is the small-signal current through the
diode, 𝑓𝑓 is the frequency and 𝐶𝐶𝑝𝑝ℎ is the photodiode capacitance. For a particular bias voltage, the

capacitance is 372 fF for frequencies between 0 and 1 GHz.

The total well capacitance, 410.93 fF, is used to calculate the quantum efficiency, the
conversion gain, the responsivity, and the luminous sensitivity of the CMOS sensor, which are
presented in later sections.

Figure 2-8. Simulated photodiode capacitance.
Reset Transistor Leakage
One of the major problems in the first version of the CMOS sensor design was the leakage
current of the PMOS reset transistor. The idea of using a PMOS was to have a high reset voltage
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of 1.8 V (Vdd), resulting in a high well capacity and pixel’s dynamic range. However, when testing
was done, the leakage current of the reset transistor was much higher than expected, preventing
the photodiode capacitance from being discharged when the light intensity was low. To fix the
reset transistor leakage problem, we designed a second version of the chip, which utilizes a NMOS
transistor for the reset switch. Although the reset voltage was lower (~1.53 V), the NMOS
transistor had a much lower leakage than the PMOS, because the NMOS’s Vgs became negative
when reset was off. To validate this design change, the reset leakage for the NMOS reset transistor
M1 is simulated and presented in Figure 2-9.

Figure 2-9. Reset transistor leakage current.
The plot above is obtained by sweeping the pixel well voltage (Vcm), while setting the gate
of the NMOS transistor to ground. The highest leakage current is found when the reset voltage is
lower than 100 mV, which is approximately greater than 106 fA. When Vcm exceeds 150 mV, the
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leakage current is not greater than 1.26 fA, resulting in a low dark current and a very long
integration time (514 s).
2.3.1

Reset Speed
The reset speed describes how fast the pixel can be reset after the reset transistor is activated.

Figure 2-10 the pixel voltage as a function of time when reset is turned on. As seen in the plot, the
pixel resets to 1.53 V in 5.31 ms (settling time) due to the relatively small well capacitance that
was calculated in the previous section. In this design, the rest time is chosen to be larger than the
settling time to avoid inaccurate results.
It is crucial to have a low reset time for high-speed CMOS sensor applications. For example,
with applications such as the droplet diameter detection implemented in PDMS microfluidic
devices, the sampling speed has to be much larger than the droplet speed crossing the microfluidic
channel to provide valid results [19].

Figure 2-10. Reset speed simulation.
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2.3.2

Pixel and Source Follower Performance Summary
Table 2-1. Pixel performance summary.
Source-follower gain (dB)
Source-follower bandwidth (MHz)
Input DC range (V)
Input-referred noise (µVrms)
Power consumption (µW)
Pixel diode size (µm2)
Well capacitance (fF)
Full-well capacity (e-)
Pixel-reset voltage (V)
Reset speed (ms)
Reset switch leakage (fA)
Worst case source-follower gate leakage (fA)

-0.49
156.2
0.6 - 1.8
147
90
25x25
410.9
2.32x106
1.53
5.31
<1.26
1.8

Pixel Amplifier
For CMOS image sensors, an amplifier is needed following the pixel for several reasons.
First, it suppresses the noise from subsequent stages such as the ADC. Second, the amplifier can
be programmed to 1x gain in normal light intensities and to 10x gain in low light intensities for
high-dynamic range. Last, the amplifier limits the pixel’s bandwidth to minimize the thermal noise
originated from the 3T APS architecture [20]. These reasons make it necessary to have a lownoise, high-gain amplifier following the pixel. The implemented folded-cascode amplifier presents
a large-input common-mode range, which accommodates the large pixel voltage swing. It also
offers high open-loop gain to realize 10x closed-loop gain. Sections 2.3.1 – 2.3.7 present, in detail,
the architecture, operation, and performance of this amplifier.
2.4.1

Amplifier Open-Loop Design
The differential-input, single-ended output, folded cascode amplifier is shown in Figure

2-11. This amplifier topology consists of a differential input pair (M2–M3), a tail-current source
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(M1), four cascode transistors (M6–M8), and a current mirror (M8-M11). M1 provides the bias
current for the differential input pair. The PMOS differential pair reduces the flicker noise,
compared to an NMOS design and accommodates input common-mode voltage that can go as low
as ground. The cascode transistors increase the impedance at the output node, which is the main
contributor to gain. The current mirror converts the differential current to a single-ended output by
connecting the gate of M10 to the drain of M8. It also eliminates the need for a common-mode
feedback loop [16]. Table 2-2 summarizes the sizing, voltage overdrive, and transconductance of
the transistors. Table 2-3 summarizes the performance of this amplifier.
Table 2-2. Folded-cascode amplifier sizing.
MOS#
M1
M2,M3
M8-M11
M6,M7
M4,M5

W(𝛍𝛍𝛍𝛍) L(𝛍𝛍𝛍𝛍)
400
80
80
40
100

0.25
0.18
0.18
0.25
0.25

Figure 2-11. Folded-cascode amplifier.
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2.4.2

Gain and Phase Response
By using the small-signal model, the output impedance and gain of this amplifier is

calculated by the following equations:
(2-4)

𝑅𝑅𝑜𝑜𝑜𝑜𝑜𝑜 ≈ �𝑔𝑔𝑚𝑚7 + 𝑔𝑔𝑚𝑚𝑚𝑚,7 �𝑟𝑟𝑜𝑜7 (𝑟𝑟𝑜𝑜5 ||𝑟𝑟𝑜𝑜3 ) || �𝑔𝑔𝑚𝑚9 + 𝑔𝑔𝑚𝑚𝑚𝑚,9 �𝑟𝑟𝑜𝑜9 𝑟𝑟011 ,

(2-5)

|𝐴𝐴𝑣𝑣 | ≈ 𝑔𝑔𝑚𝑚3 𝑅𝑅𝑜𝑜𝑜𝑜𝑜𝑜 ,

The gain is directly proportional to the transconductance of the input differential pair transistor gm3
and the output resistance 𝑅𝑅𝑜𝑜𝑜𝑜𝑜𝑜 . Thus, the width of the differential pair (M2 – M3) is chosen to be
relatively high in order to improve the gain. The high output impedance is caused by the up

resistance, 𝑟𝑟𝑢𝑢𝑢𝑢 = (𝑔𝑔𝑚𝑚9 + 𝑔𝑔𝑚𝑚𝑚𝑚9 )𝑟𝑟𝑜𝑜9 𝑟𝑟011 ,in parallel with the down resistance, 𝑟𝑟𝑑𝑑𝑑𝑑𝑑𝑑𝑑𝑑 = �𝑔𝑔𝑚𝑚9 +

𝑔𝑔𝑚𝑚𝑚𝑚,9 �𝑟𝑟𝑜𝑜9 𝑟𝑟011, which is shown in Figure 2-11.

The folded-cascode topology contains two poles. One pole is located at the output of the

amplifier and the other at the folding node X, as seen in Figure 2-11. The pole frequencies are:
𝜔𝜔𝑜𝑜𝑜𝑜𝑜𝑜 = 𝑅𝑅

𝜔𝜔𝑋𝑋 =

1

𝑜𝑜𝑜𝑜𝑜𝑜 𝐶𝐶𝐿𝐿

𝑔𝑔𝑔𝑔7
𝐶𝐶𝑋𝑋

,

(2-6)

,

(2-7)
1

The pole, 𝜔𝜔𝑋𝑋 , is typically larger than 𝜔𝜔𝑜𝑜𝑜𝑜𝑜𝑜 since 𝑅𝑅𝑜𝑜𝑜𝑜𝑜𝑜 and 𝐶𝐶𝐿𝐿 are much higher than 𝑔𝑔𝑔𝑔 and 𝐶𝐶𝑋𝑋 ,
7

respectively thus, 𝜔𝜔𝑜𝑜𝑜𝑜𝑜𝑜 is the dominant pole, which determines the bandwidth of the amplifier.

The loop-gain magnitude and phase as a function of frequency is shown in Figure 2-12. The

gain remains at 47 dB for frequencies ranging from 1 Hz to ~3.69 kHz. Outside this range, the
magnitude starts decreasing at a rate of 20 dB/dec when it reaches the dominant pole. The second
pole is located at approximately 1 GHz and adds another 20 dB/dec to the roll-off. The phase starts
at 180° and begins dropping as the frequency increases. With a 1-nF capacitive load and 1x
feedback, the phase margin is 90.17° at a gain crossover frequency of 837.2 kHz.
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Figure 2-12. Amplifier gain and phase response.
2.4.3

Output Swing
The peak-to-peak output swing for a folded-cascode topology can be calculated as
(2-8)

𝑉𝑉𝑜𝑜𝑜𝑜𝑜𝑜 ≈ 𝑉𝑉𝑑𝑑𝑑𝑑 − |𝑉𝑉𝑜𝑜𝑜𝑜11 | − |𝑉𝑉𝑜𝑜𝑜𝑜9 | − |𝑉𝑉𝑜𝑜𝑜𝑜7 | − |𝑉𝑉𝑜𝑜𝑜𝑜5 |,

where 𝑉𝑉𝑑𝑑𝑑𝑑 is the global voltage supply, and 𝑉𝑉𝑜𝑜𝑜𝑜 is the voltage overdrive. Equation (2-8) shows a

high output swing if the overdrive is minimized. The output swing is calculated to be 1.23 V.
2.4.4

Open-Loop Amplifier Performance Summary
Table 2-3. Open-loop amplifier performance summary.
Gain (dB)
Bandwidth (kHz)
Output swing (V)
Common-mode input range (V)
Phase margin (°)
Power consumption (mW)
Input-referred noise (µVrms)
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44.7
749
1.23
0.1 – 1.3
90.17
12.4
126

2.4.5

Amplifier Closed-Loop Design
Figure 2-13 shows the integration of the pixel with the closed-loop, non-inverting amplifier.

The capacitive feedback network is adopted for implementing the feedback [16]. The noninverting amplifier gain is defined by
𝑉𝑉𝑜𝑜𝑜𝑜𝑜𝑜
𝑉𝑉𝑖𝑖𝑖𝑖

≈

(2-9)

𝐶𝐶1+𝐶𝐶2
𝐶𝐶1

,

where 𝐶𝐶1 and 𝐶𝐶2 are chosen to be 100 fF and 900 fF respectively, yielding a closed-loop gain of

10. The switch 𝑆𝑆1, 𝑆𝑆2 and 𝑆𝑆3 program the feedback network configuration for either 1x or 10x-

gain mode. For example, turning 𝑆𝑆1 on activates the 1x-gain mode. Turning 𝑆𝑆1 off and 𝑆𝑆2 and 𝑆𝑆3
on activates the 10x-gain mode. 𝑅𝑅 provides a DC path to bias the negative terminal of the
amplifier.

Figure 2-13. Amplifier capacitive feedback network.
2.4.6

Pseudo-Resistor
For this design, the main function of the resistor in Figure 2-13 is to set the DC bias voltage

of the closed-loop amplifier. Note that the resistor is only use in the 10x-gain mode. The resistor
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is implemented as a pseudo-resistor [22] because it provides very high-feedback resistance, which
minimizes the high-pass corner frequency of the amplifier.
A pseudo-resistor utilizes a set of transistors operating in the subthreshold region and can
achieve very high resistance without consuming large area on an IC chip. This design technique
has been widely used in recent times for numerous applications. For instance, in [22] the pseudoresistor is used for low-power, low-noise amplifiers, and in [23], the researchers use a tunable
pseudo-resistor for wide input voltage.
Figure 2-13 shows the pseudo-resistor design where M1 and M2 act as diode connected
PMOS transistors when 𝑉𝑉𝑔𝑔𝑔𝑔 is negative. As 𝑉𝑉𝑔𝑔𝑔𝑔 increases and becomes positive, the parasitic source
well drain bipolar junction transistor is activated, and the pseudo-resistor acts as a diode connected
BJT [21]. Additionally, the pseudo-resistor eliminates distortion for large output signals when M1
and M2 are connected in series. [15]. The simulated resistance for this particular design is 917.4
MΩ and the area is 8.35 x 1.73 µm2.
2.4.7

Amplifier Layout
The folded-cascode amplifier layout is designed to minimize unwanted effects including

crosstalk, mismatch, and noise. Figure 2-14 shows the closed-loop amplifier layout. For very wide
transistors, a multiple-finger technique is adopted to reduce the drain/source junction area and the
gate resistance. Another advantage of the multiple-finger layout is the elimination of
disproportionate dimensions in the layout design of the overall circuit [16]. Moreover, as shown
in Figure 2-14, the layout symmetry minimizes the effects of common-mode noise. The feedback
network capacitors are fabricated using metal-insulator-metal (MiM) capacitors
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Figure 2-14. Closed-loop amplifier layout.
2.4.8

Closed-Loop Gain and Bandwidth
Figure 2-15 and Figure 2-16 show the amplifier closed-loop gain as a function of frequency

for 1x and 10x gain, respectively. In 1x gain, the amplifier reaches a gain of -0.035 dB (V/V) when
the frequency ranges from 0 to 829 kHz (3-dB bandwidth). In 10x mode, the amplifier has a
constant gain of 20.1 dB (V/V) when the frequency is between 0 to 75 kHz (3-dB bandwidth). For
both plots, when the frequency exceeds the 3-dB bandwidth, the gain drops at 20 dB/dec due to
the pole associate with the output node as explained previously.
21

Figure 2-15. Closed-loop gain vs frequency in 1x mode.

Figure 2-16. Closed-loop gain vs frequency in 10x mode.
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2.4.9

Amplifier Input Range
The input common-mode range is defined as the voltage range when all the transistors in the

amplifier operate in the saturation region. For the CMOS image sensor, a large input commonmode range prevents variations in gain when the pixel voltage changes. Our amplifier has a large
input common-mode range (Vcm) due to the folded-cascode topology. Figure 2-17 shows the
closed-loop gain vs the input common-mode voltage in the 1x-gain mode. This the gain remains
close to 0 dB for Vcm ranging from 0 to 1.3 V. With voltages higher than 1.3 V, the gain begins
dropping rapidly because the amplifier leaves the saturation region. Figure 2-18 shows the closedloop gain vs the input common-mode range in 10x mode. The amplifier has a constant gain of
approximately 20 dB when the input common-mode voltage ranges from 0.4 – 1.2 V.

Figure 2-17. Closed-loop 1x gain vs input common-mode voltage.

23

Figure 2-18. Closed-loop 10x gain vs input common-mode voltage.
2.4.10 Closed-Loop Amplifier Performance Summary
Table 2-4. Closed-loop amplifier performance summary.
Specifications
1x Gain 10x Gain
Gain (dB)
-0.035
20.1
Bandwidth (kHz)
829.4
75
Power consumption (mW)
12.4
12.4
Input range (V)
1.2
0.8
129
114
Input-referred noise (µVrms)
Pixel Multiplexing Architecture
2.5.1

Pixel Selection Multiplexing
The 20 pixels on the chip share the same amplifier to save area. A multiplexing scheme

allows the pixels to be connected to the amplifier, as shown in Figure 2-19. The switches Sel1,
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Sel2 …, Seln determine which pixel is connected to the amplifier. Only one pixel is selected at any
given time. The signals that control the switches are stored in a shift register, which is shown in
Figure 2-20. 𝐶𝐶𝐶𝐶1 shifts data (𝐷𝐷) into the first bank of registers. After all the data have been shifted

in, 𝐶𝐶𝐶𝐶2 is set to pass data stored in the first bank of registers to the second bank. The 𝑆𝑆𝑆𝑆𝑆𝑆 bits
control the pixel select switches and the amplifier gain mode switches.

Figure 2-19. Pixel multiplexing scheme.

Figure 2-20. Shift registers implementation.
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2.5.2

Shift Register Design
The shift register consists of a series of registers each implemented using static CMOS logic.

Fig 2-24 (b) shows the design of a register, which consists of master and slave stages with backto-back inverters to store the data and transmission-gate switches to propagate the data [24].
The operation of the shift register is as follows. When 𝐶𝐶𝐶𝐶𝐶𝐶 is high, the master input

transmission gate is on, and the master feedback inverter is off. This state allows the master stage
to be transparent, and the input 𝐷𝐷 is passed to the intermediate node. During this phase of the clock,

the slave input transmission gate is off and the feedback inverter turns on, thus holding the previous
output value. In the next phase, when 𝐶𝐶𝐶𝐶𝐶𝐶 is low, the master input transmission gate is off, and the

master feedback inverter is on, allowing the master to hold its value. At the same time, the slave
transmission gate is on, and the slave feedback inverter is turned off, passing the value of the
intermediate node to out (𝑄𝑄). Figure 2-15 and 2-16 show the transistor-level implementation and
layout, respectively.

Figure 2-21. Register design.
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Figure 2-22. Register transistor-level schematic.

Figure 2-23. Register layout.
Noise Analysis
The total noise is the superposition of all the non-correlated noise sources during the
integration and the reset phases. Figure 2-25 shows the CMOS sensor output signal and noise
during these two phases. This figure shows that the noise during the reset phase changes the initial
voltage at the beginning of the integration phase. Then, the current noises are integrated, thus
changing the final output voltage at the end of the integration phase. The following sections
analyze the dominant noise sources during the reset and integration phases.
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Figure 2-24. Noisy output signal vs time
2.6.1

Reset Noise
In this phase, we analyze the effect of the shot noise from the photodiode and the shot noise

from the reset transistor, since the flicker and thermal noise are negligible [25]. Figure 2-25 shows
2
the noise model when the reset (𝑅𝑅𝑅𝑅𝑅𝑅) is set to a high voltage, where 𝐼𝐼𝑛𝑛,1
models the reset transistor

2
models photodiode shot noise. 𝐼𝐼1 is the transistor drain current, 𝐼𝐼𝑝𝑝ℎ is the
shot noise, and 𝐼𝐼𝑛𝑛,𝑝𝑝ℎ+𝑑𝑑𝑑𝑑

photodiode current, 𝐼𝐼𝑑𝑑𝑑𝑑 is the dark current, and 𝐶𝐶𝑝𝑝ℎ is the photodiode well capacitance.

Figure 2-25. Reset phase noise model.
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The photodiode presents electrical and optical shot noise. Both the electrical and optical
shot noises are associated with the direct-current flow and can be modeled as a Poisson process
[17]. The electrical shot noise is proportional to the dark current and is caused by the passage of
each carrier (holes or electrons) across the p-n junction [17]. The optical shot noise is produced
by the random conversion of photons to electrons [26]. Assuming the light is present during the
reset phase, the one-sided photodiode shot noise density can be modeled as
2
𝐼𝐼𝑛𝑛,𝑝𝑝ℎ+𝑑𝑑𝑑𝑑
= 2𝑞𝑞�𝐼𝐼𝑝𝑝ℎ + 𝐼𝐼𝑑𝑑𝑑𝑑 �

𝐴𝐴2

𝐻𝐻𝐻𝐻

(2-10)

,

where q is the elementary charge (1.6x10-19 C).
The reset transistor is not sensitive to light, but it presents electrical shot noise because it
consists of p-n junctions similar to a diode. This noise is associated to the drain current, and is also
due to the passage of each carrier across the p-n junctions [17]. During the reset phase, the reset
transistor operates in the subthreshold region [26], and the one-sided reset transistor noise density
can be modeled as
2
𝐼𝐼𝑛𝑛,1
= 2𝑞𝑞𝐼𝐼1

𝐴𝐴2

𝐻𝐻𝐻𝐻

(2-11)

,

where I1 is the drain current of the reset transistor.
2
We now estimate the reset noise density 𝑉𝑉𝑛𝑛,𝑅𝑅
, as shown in Figure 2-25. Since, in this design,

the settling time is shorter than the reset time, a steady state is achieved, where the subthreshold
2
current I1 equals the photodiode and the dark currents (𝐼𝐼𝑝𝑝ℎ + 𝐼𝐼𝑑𝑑𝑑𝑑 ), which is the same as 𝐼𝐼𝑛𝑛,1
=
2
𝐼𝐼𝑛𝑛,𝑝𝑝ℎ+𝑑𝑑𝑑𝑑
[25]. When this is the case, the average pixel reset noise power can be expressed as
∞ 2𝑞𝑞�𝐼𝐼𝑝𝑝ℎ +𝐼𝐼𝑑𝑑𝑑𝑑 �

2
𝑉𝑉𝑛𝑛,𝑅𝑅
= 2 ∫0

(𝑔𝑔𝑚𝑚1 )2

1

1+�2𝜋𝜋𝜋𝜋

𝐶𝐶𝑝𝑝ℎ

2

�

(𝑔𝑔𝑚𝑚1 )

𝑑𝑑𝑑𝑑 𝑉𝑉 2 ,
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(2-12)

where 𝑔𝑔𝑚𝑚1 is the reset transistor transconductance in subthreshold, 𝐶𝐶𝑝𝑝ℎ is the photodiode

capacitance, and f is the frequency. The factor of two in front of the equation is needed since 𝐼𝐼1 =
𝜋𝜋

𝐼𝐼𝑝𝑝ℎ + 𝐼𝐼𝑑𝑑𝑑𝑑 . By knowing that the noise bandwidth of one-pole system is equal to 2 x 3-dB pole [16],

we can solve the integral, which results in the following expression
2
𝑉𝑉𝑛𝑛,𝑅𝑅
=

𝑞𝑞�𝐼𝐼𝑝𝑝ℎ +𝐼𝐼𝑑𝑑𝑑𝑑 �
𝐶𝐶𝑝𝑝ℎ 𝑔𝑔𝑚𝑚1

(2-13)

𝑉𝑉 2 .

The pixel reset noise is reduced by substituting
subthreshold), which results in
2
𝑉𝑉𝑛𝑛,𝑅𝑅
=

𝑘𝑘𝑇𝑇

𝐶𝐶𝑝𝑝ℎ

2𝑞𝑞�𝐼𝐼𝑝𝑝ℎ + 𝐼𝐼𝑑𝑑𝑑𝑑 � = 2𝑞𝑞𝑞𝑞1 = 𝑘𝑘𝑘𝑘𝑔𝑔𝑚𝑚1 (in
(2-14)

𝑉𝑉 2 ,

where k is the Boltzmann constant (1.3807x10-23 J/K), and T is the room temperature (300K).
This is the well-known kTC noise [27].
2.6.2

Integration Noise
In this stage, the reset transistor is off, and the noise can be modeled shown in Figure 2-26.

The dominant noise during the integration phase is the shot noise generated by the photodiode and
the dark currents with noise density given as Equation (2-10) [25]. The pixel noise voltage at the
end of the integration phase is
2
𝑉𝑉𝑛𝑛,𝐼𝐼𝐼𝐼𝐼𝐼
=

2𝑞𝑞�𝐼𝐼𝑝𝑝ℎ +𝐼𝐼𝑑𝑑𝑑𝑑 � 𝑇𝑇𝑖𝑖𝑖𝑖𝑖𝑖
2
𝐶𝐶𝑝𝑝ℎ

(2-15)

𝑉𝑉 2 .

Figure 2-26. Integration phase noise model.
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2.6.3

Readout Noise
The readout noise is the circuit noise (thermal plus flicker) caused by the source follower

(M2 and Mss) and the non-inverting amplifier stage, as shown in Figure 2-27. The flicker noise is
generated by the fluctuation in the bulk carrier mobility and depends on the current generation
mechanism, and the thermal noise is caused by random thermal motion of the electrons [17].

Figure 2-27. Readout noise schematic.
Source-Follower Noise
The one-sided, input-referred thermal noise density caused by the source follower stage
(M2 and Mss) can be modeled by
2
𝑉𝑉𝑛𝑛,𝑠𝑠𝑠𝑠𝑠𝑠
= 4𝑘𝑘𝑘𝑘𝑘𝑘 �𝑔𝑔

1

𝑚𝑚2

+

𝑔𝑔𝑚𝑚𝑚𝑚𝑚𝑚
2
𝑔𝑔𝑚𝑚2

�

𝑉𝑉 2

𝐻𝐻𝐻𝐻

(2-16)

,

where 𝛾𝛾 is the thermal noise coefficient, and 𝑔𝑔𝑚𝑚2 and 𝑔𝑔𝑚𝑚𝑚𝑚𝑚𝑚 are the transconductance for transistor

M2 and Mss respectively. To convert the thermal noise density to average power noise, the
following expression can be used
∞

2
𝑉𝑉𝑛𝑛,𝑠𝑠𝑠𝑠𝑠𝑠
= ∫0 4𝑘𝑘𝑘𝑘𝑘𝑘 �𝑔𝑔

1

𝑚𝑚2

+

𝑔𝑔𝑚𝑚𝑚𝑚𝑚𝑚
2
𝑔𝑔𝑚𝑚2

�

1

𝐶𝐶
1+�2𝜋𝜋𝜋𝜋 𝑋𝑋 �
𝑔𝑔𝑚𝑚2

2

𝑑𝑑𝑑𝑑
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𝑉𝑉 2 ,

(2-17)

where 𝐶𝐶𝑋𝑋 is the capacitance associated with node X, as shown in Figure 2-27. Similar to Equation
𝜋𝜋

(2-12), the integral can be solved by knowing that the noise bandwidth is 2 x 3-dB pole. Thus, by
multiplying the thermal noise density (Equation (2-16)) times the noise bandwidth, we can obtain
the average power noise, which is expressed as
2
𝑉𝑉𝑛𝑛,𝑠𝑠𝑠𝑠𝑠𝑠
= 𝑘𝑘𝑘𝑘𝑘𝑘 �𝑔𝑔

1

+

𝑚𝑚2

𝑔𝑔𝑚𝑚𝑚𝑚𝑚𝑚 𝑔𝑔𝑚𝑚2
2
𝑔𝑔𝑚𝑚2

�

(2-18)

𝑉𝑉 2 .

𝐶𝐶𝑋𝑋

The source follower input-referred flicker noise can be modeled by
2
𝑉𝑉𝑛𝑛,𝑠𝑠𝑠𝑠𝑠𝑠
= 𝐶𝐶

2
1 𝑔𝑔𝑚𝑚𝑚𝑚𝑚𝑚

𝐾𝐾

𝑂𝑂𝑂𝑂

�
+ 1�
𝑊𝑊𝑊𝑊 𝑓𝑓 𝑔𝑔2
𝑚𝑚2

𝑉𝑉 2

𝐻𝐻𝐻𝐻
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,

where K is the process dependent constant, 𝐶𝐶𝑂𝑂𝑂𝑂 is the oxide capacitance, and 𝑊𝑊 and 𝐿𝐿 are the
transistor width and length. The average flicker noise power can be expressed as
1

𝐹𝐹 𝐹𝐹3𝑑𝑑𝑑𝑑

2
𝑉𝑉𝑛𝑛,𝑠𝑠𝑠𝑠𝑠𝑠
= 𝐹𝐹 −𝐹𝐹 ∫𝐹𝐹 2
2

where 𝐹𝐹2 =

𝑔𝑔𝑚𝑚2
4𝐶𝐶𝑥𝑥

1

𝑓𝑓

1

𝐾𝐾

𝐶𝐶𝑂𝑂𝑂𝑂

𝑔𝑔2

� 𝑚𝑚𝑚𝑚𝑚𝑚 + 1� 𝑑𝑑𝑑𝑑 𝑉𝑉 2 ,
𝑊𝑊𝑊𝑊 𝑔𝑔2

(2-20)

𝑚𝑚2

(𝐻𝐻𝐻𝐻) is the source follower noise power bandwidth, 𝐹𝐹1 is a lower frequency limit,

and 𝐹𝐹3𝑑𝑑𝑑𝑑 is the flicker noise corner frequency. The solution of the integral results in the following

noise expression
𝐹𝐹

2
𝑉𝑉𝑛𝑛,𝑠𝑠𝑠𝑠𝑠𝑠
= 𝐹𝐹 3𝑑𝑑𝑑𝑑
−𝐹𝐹
2

Amplifier Noise

1

𝐾𝐾

𝐶𝐶𝑂𝑂𝑂𝑂

𝑔𝑔2

𝑔𝑔

� 𝑚𝑚𝑚𝑚𝑚𝑚 + 1� ln 𝐹𝐹 𝑚𝑚2
𝑊𝑊𝑊𝑊 𝑔𝑔2
𝐶𝐶
𝑚𝑚2

1 𝑋𝑋

𝑉𝑉 2 .

(2-21)

We now consider the thermal and flicker noise of the folded cascode amplifier, as shown in
Figure 2-11. The cascode devices M6-M9 and the tail transistor M1 contribute negligible noise at
low frequencies, leaving M4-M5, M10-M11, and M2-M3 as the main noise sources [16]. To
demonstrate that the noise from the cascode devices contributes negligibly to the amplifier output,
2
we analyze the current output noise, 𝐼𝐼𝑛𝑛,𝑜𝑜𝑜𝑜𝑜𝑜
, as shown in Figure 2-28, which is modeled by
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𝑔𝑔𝑚𝑚7
𝐴𝐴2
2
�
𝑉𝑉
𝑛𝑛,7
𝐻𝐻𝐻𝐻
𝑚𝑚2 (𝑟𝑟𝑟𝑟5 ||𝑟𝑟𝑟𝑟13 )

2
𝐼𝐼𝑛𝑛,𝑜𝑜𝑜𝑜𝑜𝑜
= �1+𝑔𝑔

(2-22)

,

2
where 𝑉𝑉𝑛𝑛,7
is the noise voltage due to the cascode transistor M7. Since the term 𝑔𝑔𝑚𝑚2 (𝑟𝑟𝑟𝑟5 ||𝑟𝑟𝑟𝑟13 )
2
2
due to 𝑉𝑉𝑛𝑛,7
becomes insignificant.
presents a very high resistance, 𝐼𝐼𝑛𝑛,𝑜𝑜𝑜𝑜𝑜𝑜

Figure 2-28. Cascode stage noise analysis.
The pixel-referred thermal noise density, and the pixel-referred thermal noise power for
the folded cascode amplifier due to transistors M4-M5, M10-M11, and M2-M3, can be modeled
by:
1

2
𝑉𝑉𝑛𝑛,𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎
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.
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� 1+(2𝜋𝜋𝜋𝜋𝑅𝑅

2
𝑜𝑜𝑜𝑜𝑜𝑜 𝐶𝐶𝐿𝐿 )

𝑉𝑉 2 .

(2-24)

where 𝐴𝐴𝑠𝑠𝑠𝑠 is the source follower gain, 𝑅𝑅𝑜𝑜𝑜𝑜𝑜𝑜 is the output impedance of the amplifier, and 𝐶𝐶𝐿𝐿 is the

amplifier load capacitance. The solution of Equation (2-24) can modeled by
1

2
𝑉𝑉𝑛𝑛,𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎
= 𝐴𝐴 2𝑘𝑘𝑘𝑘𝑘𝑘 �𝑔𝑔
𝑠𝑠𝑠𝑠
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𝑔𝑔

+ 𝑔𝑔𝑚𝑚4,5
+
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𝑚𝑚2,3

𝑔𝑔𝑚𝑚10,11
2
𝑔𝑔𝑚𝑚2,3

� 𝑅𝑅

1

𝑜𝑜𝑜𝑜𝑜𝑜 𝐶𝐶𝐿𝐿

𝑉𝑉 2 .

(2-25)

We now consider the flicker noise of the folded cascode amplifier. Again, the noise is

negligible for the transistors M6-M9 and M1, and the pixel-referred amplifier flicker noise due to
M4-M5, M10-M11, and M2-M3 can be described by the following equations:
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𝑑𝑑𝑑𝑑

𝑉𝑉 2 .

(2-27)

𝐻𝐻𝐻𝐻 . By solving the integral in Equation (2-27) the flicker noise power is
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In brief, the total pixel-referred noise power can be summarized by the summation of the
flicker and thermal noise of the source follower and the amplifier stage, which is described by
2
2
2
2
2
𝑉𝑉𝑛𝑛,𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟
= 𝑉𝑉𝑛𝑛,𝑠𝑠𝑠𝑠𝑠𝑠
+ 𝑉𝑉𝑛𝑛,𝑠𝑠𝑠𝑠𝑠𝑠
+ 𝑉𝑉𝑛𝑛,𝑎𝑎𝑎𝑎𝑎𝑎𝑎𝑎
+ 𝑉𝑉𝑛𝑛,𝑠𝑠𝑠𝑠𝑠𝑠

2.6.4

𝑉𝑉2 .

(2-29)

Total Noise Analysis
Figure 2-29 shows the all the noise sources for the pixel and the non-inverting amplifier.

The pixel-referred noise analysis is separated into a reset and an integration phase. The noise
during the reset phase is the kTC noise due to the photodiode and the reset transistor + the pixelreferred readout noise. Since these two noise sources are uncorrelated, they can be added as shown
in the following equation
2 (𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟)
2
2
𝑉𝑉𝑛𝑛,1
= 𝑉𝑉𝑛𝑛,𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟−1
+ 𝑉𝑉𝑛𝑛,𝑅𝑅

(2-30)

𝑉𝑉2 ,

2
2
where 𝑉𝑉𝑛𝑛,𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟−1
is the readout noise during reset and 𝑉𝑉𝑛𝑛,𝑅𝑅
is the reset noise.

The noise during the integration phase is the due to the photodiode noise + the readout

noise, and can be modeled by
2 (𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖𝑖)
2
2
𝑉𝑉𝑛𝑛,2
= 𝑉𝑉𝑛𝑛,𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟−2
+ 𝑉𝑉𝑛𝑛,𝐼𝐼𝐼𝐼𝐼𝐼
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𝑉𝑉2 .

(2-31)

Figure 2-29. Complete noise model for the pixel and the non-inverting amplifier.
2.6.5

Correlated Double Sampling
Correlated double sampling (CDS) is a technique where the pixel is sampled twice during

a cycle [41]. The reference sample is taken at the end of the reset, and it is subtracted from the data
sample measured at the end of the integration phase. Figure 2-30 shows the reset and integration
voltage signal as a function of time, and the marks on the plot show where the samples are taken.
The pixel-referred noise due to the reset phase was presented in Equation (2-30), and the
integration noise in Equation (2-31). By subtracting the integration noise from the reset noise, the
noise expression is reduced to
2
2
2
∆𝑉𝑉 = 𝑉𝑉12 − 𝑉𝑉22 = �𝑉𝑉𝑛𝑛,𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟−1
− 𝑉𝑉𝑛𝑛,𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟−2
� + 𝑉𝑉𝑛𝑛,𝐼𝐼𝐼𝐼𝐼𝐼
+ 𝑉𝑉𝑠𝑠 𝑉𝑉 2 ,

(2-32)

2
2
2
2
2
where 𝑉𝑉12 = 𝑉𝑉𝑛𝑛,𝑅𝑅
+ 𝑉𝑉𝑛𝑛,𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟−1
𝑉𝑉 2 and 𝑉𝑉22 = 𝑉𝑉𝑛𝑛,𝑅𝑅
+ 𝑉𝑉𝑛𝑛,𝐼𝐼𝐼𝐼𝐼𝐼
+ 𝑉𝑉𝑛𝑛,𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟−2
+ 𝑉𝑉𝑠𝑠 𝑉𝑉 2 . By using

CDS, the reset noise component can be eliminated at the expense of increasing the readout noise
[11]. Additionally, the CDS eliminates the fixed pattern noise (FPN) when multiple pixels are
selected at the same time [25]. Notice also from Equation (2-32) that the system can achieve a
35

shot-noise limited performance if the readout noise is reduced. If the system is shot noise limited
and the integration time is fixed, the noise increases as the �𝐼𝐼𝑝𝑝ℎ + 𝐼𝐼𝑑𝑑𝑑𝑑 . However, If the

photocurrent is fixed, the noise increases as the �𝑇𝑇𝑖𝑖𝑖𝑖𝑖𝑖 .

Figure 2-30. Correlated double sampling.
2.6.6

Input-Referred Noise Simulations
The noise is simulated for different design blocks and summarized in Table 2-5. First, the

pixel and the amplifier are simulated separately. Then, they are simulated together for 1x and 10xgain modes.
Table 2-5. Noise summary simulation for the CMOS image sensor.
Input-Referred Noise (IRN)

Simulated Noise (µVrms)
Pixel IRN
147.0
Open-Loop IRN
126.0
1x Amplifier IRN
129.3
10x Amplifier IRN
114.0
Pixel + Amplifier IRN at 1x Gain
157.5
Pixel + Amplifier IRN at 10x Gain
136.0

The noise simulated in Table 2-5 is mainly due to the flicker noise from the pixel and
amplifier. The circuit simulator does not simulate the shot noise generated by the dark and the
photodiode currents.
36

2.6.7

CMOS Image Sensor Layout
Figure 2-31 shows the complete layout of the CMOS image sensor. This sensor is designed

in a standard 0.18-µm CMOS technology. The chip consists of a two 10x1 pixel arrays, 48 shift
registers, and one amplifier. The two 10x1 pixel array is located at the center and bottom of Figure
2-31. Each row has 10 pixels and has a symmetrical layout on the IC chip. 40 registers, two
registers for each pixel, are placed next to the pixels to minimize wire delay by decreasing the wire
resistance and capacitance [18]. The other eight registers are used for storing the pixel reset and
amplifier signals and are placed close to the amplifier. The chip dimensions are 3 x 3 mm2 .

At the top of Figure 2-31, there are 13 electrical pads, which are named from left to right

as follows: Vdd2, Ck1, Ck2, D, Vdd, Gnd, Vbpx, Vb1, Vb2, Vb3, Vb4, Vin, Vout. Vdd2 is the voltage
supply for the reset transistor, and Vdd is the global power supply. Vdd2 and Vdd are normally set
to 1.8 V for testing and simulation.

Figure 2-31. CMOS sensor complete layout
37

The signals Ck1, Ck2, and D are digital inputs generated by an external hardware (Digital
Analyzer). Ck1, Ck2 are the clocks that controls the bank of registers explained in Figure 2-20,
and D is the data signal store in these registers. Vbpx is the bias voltage for the pixel source
follower current source, and Vb1-Vb4 are the bias voltages of the pixel amplifier. Vin is the input
test voltage for pixel 0 and Vout is the amplifier output voltage.
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3

MICROFLUIDIC DEVICE

Introduction
Microfluidic devices are widely employed in the biological research because of the many
advantages over different conventional sized systems. For instance, because the volume of the
microfluidic channels is small, microfluidic devices can fully exploit the physical and chemical
properties of different substances by using minor samples, thus reducing the amount of the analyte
[4]. Other advantages of microfluidic devices over conventional systems are the enhancement of
the analytical sensitivity, temperature control, portability, and easier automation and
parallelization [29].
One of the most popular material to build microfluidic devices is polydimethylsiloxane
(PDMS). It has been widely used for microfluidic device fabrication by virtue of its various
attractive properties including optical transparency, elastomeric nature, permeability to air, and
biocompatibility [30]. Other reasons for its popularity are low fabrication time, low manufacturing
cost and high microfabrication adaptability [31]. In fact, PDMS fabrication is approximately 50
times cheaper than silicon [32]. Therefore, several works have integrated PDMS microfluidic
devices with CMOS sensors. For instance, [13] incorporates a two-layer PDMS microfluidic
device with a CMOS image sensor for recognition and counting of cells. In [11], the microfluidic
device consists of two layers of PDMS and a glass layer integrated with a CMOS image sensor for
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chemiluminescence and electrochemiluminescence detection. This work is the first to present the
fabrication of a five-layer PDMS design with control valves to be used in a contact imaging setup.
Design and Operation
The microfluidic design consists of five individually fabricated PDMS layers which are
aligned and bonded together, as shown in Figure 3-1(b)(c). Three layers are designed to have
microfluidic channels, and the other two are supporting layers fabricated to eliminate fluid leakage
between channels.
The three channel layer design is shown in Figure 3-1 (a). The fluid and control channels are
120 µm wide and 20 µm tall. The device channel is 350 µm wide, 77 µm tall and 1535 µm long;
thus, the approximate volume is 41.37 nl. The device layer is aligned to cover the surface of the

CMOS pixel array. The fluid channel carries a chemiluminescent solution and supplies fluid to the
device channel, which is in close proximity with the CMOS image sensor. The control channel
consists of actuation chambers that will make the fluid channel collapse when they are actuated
with compressed air, as shown in Figure 3-2. Figure 3-2 (a) shows the fluid channel when the control
channel is not actuated with compressed air, and Figure 3-2 shows the closing of the fluid channel
after the fluid layer has collapsed. Valves V1-V3 control the chemiluminescent fluid to flow to
either the top or the bottom device channel. After the device channel has been filled with the
analyte, the valves V2, V3, and V4 are used to separate the reservoir from the fluid input and
output ports. The two supporting layers are the base and thin layer. These two layers use a polished
5-inch wafer as a mold. The purpose of the base layer is to encapsulate the CMOS image sensor
to prevent fluid leakage from the device layer. Another reason for the base layer is to prevent
bending of the layers on top of the sensor. The thin layer is bonded to the device layer, and
eliminates the fluid leakage between the device and base layer.
40

Figure 3-1. a) Microfluidic device top view, b) and (c) cross sectional view along dashed lines
indicated in (a).

Figure 3-2. (Left) Fluid channel before collapsing, and (right) Fluid channel after collapsing
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Fabrication

Figure 3-3. Fabrication process for the PDMS microfluidic design.
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Figure 3-3 shows the fabrication process of the microfluidic device. In general, the PDMS
microfluidic fabrication process is as follows. First, for each PDMS layer, a photomask is
fabricated according to the microfluidic design. The mask is then used for photolithography to
record the microfluidic pattern into a photoresist layer. The mask is aligned to a silicon wafer with
photoresist, and exposed to UV light as shown in Figure 3-3(a). Next, the exposed photoresist is
removed by immersing the wafer into a developer, thus creating a mold (Figure 3-3 (b)). After
making the mold, the PDMS base to curing agent mixture is poured onto the patterned wafer
(Figure 3-3 (c)). After curing the PDMS, it is removed from the mold to create a channeled PDMS
film (Figure 3-3 (d)). Finally, two PDMS layers can be bonded using a curing agent as an adhesive
interface, resulting in a two-layer PDMS microfluidic device as shown in Figure 3-3 (e).
3.3.1

Mask Layout
For each channel layer shown in Figure 3-3 (a), a mask design is fabricated using a high-

resolution laser lithography tool (Heidelberg Instruments). The mask consists of the patterns that
will be recorded into a photoresist layer. For instance, Figure 3-4 shows the fluid device mask
layout that is used to fabricate the fluid mold.

Figure 3-4. Control layer mask.
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3.3.2

Molds
All the molds are fabricated on a five-inch silicon wafer using soft lithography. The device

mold is fabricated with an SU8-2025 photoresist, and the fluid and control mold are fabricated
with AZ4620. Each wafer is treated with hydrofluoric (HF) acid for 30 s to remove native silicon
dioxide from the wafer. Following HF treatment, the wafers are placed in an oven for 15 min for
a dehydration bake process to prepare the surface of the wafer for photoresist application.
Additionally, for each layer, five drops of hexamethyldisilazane (HMDS) are poured into a petri
dish and evaporated onto a wafer for 5 min to increase adhesion of the photoresist. The following
section outlines, in detail, the fabrication process for each mold.
Device Layer Mold
For the device mold, the negative photoresist, SU8-2025, is spun in a Laurell Spinner at 1000
rpm for 1 min to achieve a uniform thickness of 70-80 µm . After spinning the photoresist, a soft
bake and post-exposure bake (PEB) step is taken to prevent cracking or delamination of the
photoresist. For soft baking, the wafer is set on a hot plate for 3 min at 65 ℃ and then ramped to

95 ℃ for 9 min. Next, the wafer is exposed for 22 s using a Karl Suss aligner with an intensity of
10 mW/s. For the post exposure bake, the wafer is set on the hot plate for 2 min at 65 ℃ and
ramped to 95 ℃ for 9 min. After the PEB, the wafer is immersed in an SU-8 developer for 7-10

min. After rinsing and drying the wafer, a hard bake at 200 ℃ for 10 min is needed to ensure the

detachment of the PDMS from the wafer. The height of the photoresist is measured with a
profilometer to be 70 µm. Figure 3-5 shows the fabrication process flow for the device layer mold.

Control Layer Mold

For the control mold, the positive AZ4620 photoresist is spun at 1000 rpm for 40 s to
generate a uniform layer over the wafer. Next, the photoresist and the wafer are soft baked at 70℃
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for 1 min and then ramped to 100 ℃ for 4 min to reduce the remaining solvent content in the

photoresist. After soft baking, the wafer is exposed for 25 s with an intensity of 10 mW/s.
Following the exposure, the wafer photoresist is developed with AZ 400K for 5min or until the

non-exposed photoresist is removed. For the final step, a hard bake at 110 ℃ for 5 min is
incorporated to ensure that the photoresist properties do not change in the actual implementation.

Figure 3-5. Device mold fabrication process flow.
Fluid Layer Mold
The mold fabrication for the fluid layer is similar to the control layer mold, but a reflow
process is needed to enable the formation of rounded fluidic channels. The reflow process is
performed by placing the wafer on a hot plate at 150 ℃ for 5 min after the wafer has been exposed

and developed. The round shape of the fluid channel is necessary for the creation of valves in the
microchannel and is measured using a profilometer to be 20 µm. The round shape of the channel
and height are shown in Figure 3-6
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Figure 3-6. Fluid channel width and height measurement using a profilometer.
3.3.3

PDMS Assembly
The materials used to fabricate the PDMS layers are Sylgard 184 (Dow Corning, Midland,

MI) base, and curing agent. Different ratios of the base to curing agent are mixed to obtain a fivelayer PDMS design. The two base-to-curing-agent mixtures used for this design are 4:1 and 20:1.
The 4:1 mixture is used for the control, device, and base layer, whereas the 20:1 mixture is used
for the thin and fluid intermediate layers.
These different ratios are chosen to improve the PDMS-to-PDMS bonding quality. With
higher concentration of curing agent, the polymer becomes more solid than with lower
concentrations, altering the surface properties, which allows a higher bonding strength between
two PDMS layers [39][33].
For every PDMS layer, the mixture of base and curing agent is placed into a vacuum for 30
min to reduce the number of air bubbles created by mixing. Additionally, each fabricated mold is
set in a petri dish and treated with trimethylchlorosilane (TMCS) vapor for 10 min to facilitate the
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release of the PDMS. Section 3.3.3.1 presents the fabrication process for all the PDMS
microfluidic device layers.
PDMS Control, device and base layer
For the three layers, the mixture of base to curing agent is 4:1. The degassed PDMS is poured
onto the mold, which is sealed with a PVC ring to prevent PDMS leakage, and then baked at 80℃
for 60 min. For the control layer and device layer, after baking, the PDMS is peeled off from the
mold and holes are punched through the PDMS inlet/outlet marks with a 21-gauge blunt needle.
For the base layer, the 3 x 3 mm2 die is placed on a five-inch polished wafer topside down before
pouring the PDMS as shown in Figure 3-7.

Figure 3-7. Chip setup preparatory for PDMS pouring.
To prevent PDMS leakage under the die, a 23 blunt needle is used to apply 5 psi. The wafer
with the sensor is then placed on a hot plate at 80℃ for 5min. After partially curing the PDMS, the
needle is removed and the PDMS with the wafer and IC chip are baked at 80 ℃ for 60 min [34].
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After curing and peeling the PDMS from the wafer, the sensor is successfully embedded in the
PDMS.
PDMS Fluid Layer and Thin Layer
For the fluid and thin layer, the base to curing agent mixture is 20:1. After the air bubbles
have been removed, the PDMS is poured onto the fluid/thin mold and spin coated at 2500 rpm for
1 min to achieve a thickness of approximately 30 𝜇𝜇m. After spinning the PDMS, the mold and the
PDMS are baked at 80 ℃ for 60 min.
3.3.4

Two-Layer PDMS Bonding Technique
PDMS layers can be easily bonded using curing agent as an intermediate adhesive layer,

which is one of the two components that is used to make the PDMS [30]. Since the process for
bonding two layers is the same for all five layers, only bonding of the fluid and device layer will
be explained. First, the curing agent is spun at 4000 rpm for 30 s onto a five-inch wafer. Next, after
the PDMS has been peeled off from the device mold, it is stamped onto the wafer with the layer
of curing agent. Finally, the PDMS control layer is aligned to the fluid PDMS layer and mold
under a microscope using a custom setup with an x-y-z stage and a stereomicroscope. Once the
two layers are assembled, they are baked at 80 ℃ for 60 min for curing. Figure 3-8 shows the
control and fluid layer aligned and bonded using the curing agent technique.
3.3.5

Final Device Assembly
Figure 3-9 shows the five layer PDMS device diagram. After the device and the fluid layer

are bonded as explained in the previous section, the PDMS is removed from the mold and holes
are punched through the fluid layer inlet/outlet marks. Then, the device layer and thin layer are
bonded using the process for the control and fluid layer. In the meantime, the chip embedded in
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the PDMS base layer is wire bonded to the PCB traces preparatory for bonding. Next, the control
and fluid layer are aligned and bonded to the device and thin layer to form a four-layer PDMS
device. Before placing the device onto the base layer with the wire bonded chip, an x-y-z stage
with a razor blade is used for a precise cut to prevent damage to the wire bonds. Finally, the base
layer is aligned and bonded to the four-layer device to form the complete microfluidic design.

Figure 3-8. Bonded control and fluid layer on top of the fluid mold.

Figure 3-9. Multiple layer bonding procedure.
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Figure 3-10. PMDS microfluidic device top view.

Figure 3-11. PDMS microfluidic device cross sectional view.
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4

EXPERIMENTAL RESULTS

Electrical Testbench Setup
Figure 4-1 shows a high-level block diagram of the electrical testbench setup for the CMOS
image sensor. The testbench consists of the bias voltage PCB, digital-signal generator, function
generator, power supplies, CMOS sensor PCB, and an oscilloscope.

Figure 4-1. Electrical testbench setup
The bias voltage PCB has five potentiometers that are used to generate bias voltages for the
amplifier and the pixel source-follower current source. The digital signal generator is used to
program the shift register to set the amplifier gain, select and reset a pixel. The function generator
is connected to the test pixel input (pixel 0), and outputs a sinusoidal waveform, which is used to
test the gain and bandwidth of the amplifier. Two power supplies are used in this testbench setup.
One power supply is set to 1.8 V (Vdd), and is connected to the bias voltage PCB, while the other
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is used to set the input bias voltage for Pixel 0. The CMOS sensor PCB is shown in Figure 4-2,
and consists of two SMA connectors, headers, RC and LRC filters, and decoupling capacitors.
On the CMOS sensor PCB, the SMA connectors serve as an interface between the external
hardware and the sensor input (pixel 0) and output. The rest of the sensor input ports are connected
to the external hardware through headers. The RC filter and LRC filters reduce the noise from the
input power supply and the digital-signal generator respectively. The electrolytic and surface
mount decoupling capacitors minimize the noise from the power supplies. The CMOS die is placed
in the middle of the PCB board and wire bonded to the traces as depicted in Figure 4-2 (a)(c).

Figure 4-2. CMOS image sensor PCB.
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Figure 4-3 shows the filter schematic used to reduce the noise from the external digital
hardware. Ck1, Ck2, D are the digital input for the CMOS sensor, and each signal is connected to
a filter, which contains a resistive voltage divider to generate a 1.8 V output. The voltage divider
is needed since the all the transistor on the chip were fabricated for a maximum allowed voltage
of 1.8.

Figure 4-3. Simple filter design to reduce noise from the external digital source
4.1.1

Pixel 0 Testbench for Amplifier Measurements
Figure 4-3 presents the test setup used to characterize the amplifier. Pixel 0 is the only pixel

in this design that has an external input connected to the source of the reset transistor. The resistor
R=1.8 kΩ and the capacitor C=10 µF serve as a filter to reduce the noise from the DC voltage
source (Vcm). Vcm is set to 1.3 V, Vin is set to 40 mV peak to peak, and CL is 1 nF. The three
measurements obtained using this setup are the pixel + amplifier input range, the pixel + amplifier
gain and bandwidth, which are presented in the following sections.
4.1.2

Amplifier Gain and Bandwidth Measurements
Figure 4-5 and Figure 4-6 show the gain response of the amplifier for 1x and 10x gain as a

function of frequency. Figure 4-5 shows that the magnitude remains close to 0 dB when the
frequency is less than 630 kHz, which is the 3-dB bandwidth. For 10x gain, on the other hand, the
3-dB bandwidth is smaller than the 1x gain.
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Figure 4-6 shows that the gain is close to 19.5 dB when the frequency ranges from ~0 to 67
kHz. Also, when the frequencies are greater than the 3-dB frequency, the gain will drop at a rate
of 20 dB/dec for 1x and 10x plots due to the pole associated with the output node.

Figure 4-4. Pixel 0 testbench setup.

Figure 4-5. AC response, 1x-gain mode.
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Figure 4-6. AC response, 10x-gain mode
Table 4-1 summarizes the pixel, 1x and 10x gain and bandwidth for a 1 kHz input signal
with a 1 nF load capacitance.
Table 4-1. Gain and bandwidth measurement for 1x and 10x-gain modes.
Gain (dB)
BW (Hz)
4.1.3

Pixel
-0.785

174.1M

1x Sim 1x Measured 10x Sim 10x Measured
-0.57
-0.6
19.66
19.3
770k

630k

67.27k

67k

Input Common-Mode Range Testing
To obtain the pixel + amplifier input common-mode range, the DC input (Vcm) is varied

across a voltage range (0-1.8V), and a small AC signal (Vin) is applied at 1 kHz. For 1x gain,
Figure 4-7 shows that the gain remains close to 0 dB for inputs ranging from 0.9 – 1.5 V, resulting
in a common-mode range of 0.6 V. Outside this range, the gain begins dropping rapidly because
the amplifier leaves the saturation region. For 10x gain, Figure 4-8 shows that the gain remains
close to 19.3 dB when the input ranges from 1.1 to 1.5 V, resulting in an input common-mode
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range of 0.4 V. Thus, the 1x gain mode can measure larger input swings than 10x gain before the
amplifier enters in the triode region. As a result, 1x mode provides a higher dynamic range by
virtue of its higher input common-mode range, but 10x amplification is used to detect low-light
measurements.

Figure 4-7. Gain vs input DC voltage, 1x-gain mode.

Figure 4-8. Gain vs input DC voltage, 10x-gain mode.
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Optical Testbench Setup
Figure 4-9 presents the setup to calculate various metrics, such as: quantum efficiency (QE),
conversion gain (CG), current and voltage responsivity, radiant and luminous sensitivity, signalto-noise ration (SNR), and dynamic range (DR) that are important to determine the quality of the
CMOS image sensor. This setup is similar to Figure 4-1 except that the function generator and the
voltage source Vcm are removed because these are only used to characterize the amplifier through
Pixel 0. In this setup, a non-zero pixel is used to measure the output signal due to the light from
the LED. The LED is placed at the center of the CMOS sensor and 11 mm away from its surface,
as shown in Figure 4-9. The LED has a wavelength of 454 nm, which is measured using a
spectrometer.

Figure 4-9. CMOS image sensor testbench with a LED as a light source.
4.2.1

Noise Reduction Using Correlated Double Sampling
Table 4-2 presents the input-referred noise measurement results obtained using the

correlated double sampling technique. The 1x and the 10x input-referred noise is presented for
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different integration times. The optical power over the pixel was measured to be 1.82 pW/µm2 for
both 1x and 10x gain. The mean and standard deviation of 50 differential samples were calculated
to obtain the average output signal (V) and the output-referred noise (ORN). The input-referred
noise (IRN) is calculated by dividing the ORN over the measured gain of the amplifier. As seen in
the table, the 1x gain noise is approximately 2x greater than the 10x noise. Also, notice that the
noise increases as the �𝑇𝑇𝑖𝑖𝑖𝑖𝑖𝑖 when the optical power is fixed (1x gain), which agrees with Equation

(2-32).

Table 4-2. Pixel + amplifier input-referred noise (IRN) for 1x and 10x gain.
Tint
(ms)
12.5
25
50
100
4.2.2

Ppx
(pW/µm2)
1.82
1.82
1.82
1.82

10x IRN
(µVrms)
129.0
161.3
207.6
264.0

Vout,10x
(mV)
60.6
117.4
229
456

CMOS Image Sensor SNR

1x IRN
(µVrms)
265.1
342.0
439.6
599.7

Vout,1x
(mV)
7.25
13.9
27.3
54.93

The SNR is defined as the signal power to the average input-referred noise power.
Assuming correlated double sampling is used to eliminate the reset noise, the SNR can be modeled
by
𝑆𝑆𝑆𝑆𝑆𝑆 = 10𝑙𝑙𝑙𝑙𝑙𝑙10
2
where 𝑉𝑉𝑛𝑛,𝐼𝐼𝐼𝐼𝐼𝐼
=

�𝐼𝐼𝑝𝑝ℎ 𝑇𝑇𝑖𝑖𝑖𝑖𝑖𝑖 �

2

2
2
𝑉𝑉𝑛𝑛,𝐼𝐼𝐼𝐼𝐼𝐼
+𝑉𝑉𝑛𝑛,𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟

2𝑞𝑞�𝐼𝐼𝑝𝑝ℎ +𝐼𝐼𝑑𝑑𝑑𝑑 � 𝑇𝑇𝑖𝑖𝑖𝑖𝑖𝑖
2
𝐶𝐶𝑝𝑝ℎ

(4-1)

.

is the input-referred integration noise due to photodetector and

2
𝑉𝑉𝑛𝑛,𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟
is the input-referred readout noise due to the source follower and the amplifier, and

∆𝑉𝑉𝑝𝑝ℎ is the pixel’s voltage swing. This equation shows that the signal increases linearly with
integration time and photocurrent.
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To identify if this system is shot-noise limited, the detector SNR is plotted as a function of
the optical power, as shown in Figure 4-10 (1x gain). By definition, if the detector’s SNR increases
as the square root of the average photocurrent, then a shot-noise limited design is achieved, which
can be described by
𝑃𝑃

SNR = 𝑃𝑃 𝑆𝑆 ∝
𝑁𝑁

𝑃𝑃𝑖𝑖

�𝑃𝑃𝑖𝑖

(4-2)

= �𝑃𝑃𝑖𝑖 ,

where 𝑃𝑃𝑖𝑖 models the incident optical power and �𝑃𝑃𝑖𝑖 models the shot noise. Since the slope of

Figure 4-10 is approximately 10 dB/dec, we concluded that the detector is shot noise limited.
Figure 4-10 also shows that the CMOS image sensor is able to achieve peak SNR of approximately
51 dB, before the pixel begin saturating for optical powers greater than 180 nW.

Figure 4-10. 1x-gain SNR vs incident power.
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4.2.3

Dynamic Range (DR)
Dynamic range measures the sensor's capacity to detect both high lights and dim shadows in

a scene, and is defined as the ratio of the maximum non-saturated signal to the minimum detectable
signal under no-light conditions [44]. Assuming the reset noise is eliminated by using correlated
double sampling, the DR is described by
𝐷𝐷𝐷𝐷 = 10𝑙𝑙𝑙𝑙𝑙𝑙10

�∆𝑉𝑉𝑝𝑝ℎ,𝑚𝑚𝑚𝑚𝑚𝑚 − ∆𝑉𝑉𝑑𝑑𝑑𝑑 �
2 +𝑉𝑉 2
𝑉𝑉𝑛𝑛,𝑑𝑑𝑑𝑑
𝑛𝑛,𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟

2

(4-3)

𝑑𝑑𝑑𝑑.

2
where ∆𝑉𝑉𝑝𝑝ℎ,𝑚𝑚𝑚𝑚𝑚𝑚 is maximum pixel’s voltage swing, ∆𝑉𝑉𝑑𝑑𝑑𝑑 is the dark signal, 𝑉𝑉𝑛𝑛,𝑑𝑑𝑑𝑑
is the shot noise
2
is the input-referred noise of the source follower + the
due to the dark current, and 𝑉𝑉𝑛𝑛,𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟𝑟

amplifier. The plot in Figure 4-11 is used to calculate the maximum pixel input range.

Figure 4-11. Pixel saturation.
This figure shows the sensor output during reset followed by integration. When the pixel
is reset, the output of the sensor is 1.04 V. During integration, the sensor output decreases until the
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amplifier enters in the triode region, at which point the output saturates. The sensor’s input range
is then calculated by dividing the output linear range (1.049-0.13 = 0.919 V) by the voltage gain
2
(0.95 V/V), yielding 0.96 V. The electrical shot noise 𝑉𝑉𝑛𝑛,𝑑𝑑𝑑𝑑
is ignored since the readout noise is

more dominant at low integration times, resulting in a simulated readout noise of 167.1 µVrms in
1x mode at 1 s integration time. Then by using Equation (4-3), the DR results in 75.2 dB.
4.2.4

Photons Over the Pixel Estimation
To calculate the number of photons reaching the photodiode well capacitance, various steps

are followed. First, the LED light intensity at the plane of the silicon detector surface is measured
using a power meter (PM) with a sensitive circular aperture of 1500 µm radius. After knowing the
amount of optical power hitting the sensor surface (Ppm), the PM is replaced with a CCD camera

(Lumera Infinity 3) to obtain the distribution of the light intensity over the silicon surface plane,
as shown in Figure 4-12. This Gaussian distribution is then integrated over the sensitive area of
the PM and the pixel, as shown in Figure 4-13 and Figure 4-14. With this data obtained, the
following equation is used to find the radiant power over the pixel:
(4-4)

𝑃𝑃𝑝𝑝𝑝𝑝 = 𝑀𝑀 ∑𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑙𝑙𝐴𝐴𝐴𝐴𝐴𝐴𝐴𝐴 (25𝜇𝜇∗25𝜇𝜇) 𝑆𝑆𝑖𝑖𝑖𝑖 ,

(4-5)

𝑃𝑃𝑝𝑝𝑝𝑝 = 𝑀𝑀 ∑𝑃𝑃𝑀𝑀𝐴𝐴𝐴𝐴𝐴𝐴𝐴𝐴 (𝑟𝑟=1500 𝜇𝜇𝜇𝜇) 𝑆𝑆𝑖𝑖𝑖𝑖 ,

where 𝑃𝑃𝑝𝑝𝑝𝑝 is the power sensed by the PM, 𝑆𝑆𝑖𝑖𝑖𝑖 is the grayscale array obtained from the CCD

camera, 𝑀𝑀 is a multiplying factor that relates Ppx to 𝑃𝑃𝑝𝑝𝑝𝑝 , and 𝑃𝑃𝑝𝑝𝑝𝑝 is the power over the pixel. The
constant M is calculated using Equation (4-5), since Ppm and Sij are known, allowing Equation (4-4)

to calculate 𝑃𝑃𝑝𝑝𝑝𝑝 . Once 𝑃𝑃𝑝𝑝𝑝𝑝 is known, the number of photons during the integration time is
described by the following equations:
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𝐸𝐸𝑝𝑝ℎ =

ℎ∗𝑐𝑐
𝜆𝜆

(4-6)

,

𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁 𝑜𝑜𝑜𝑜 𝑝𝑝ℎ𝑜𝑜𝑜𝑜𝑜𝑜𝑜𝑜𝑜𝑜 =

𝑃𝑃𝑝𝑝𝑝𝑝 ∆𝑇𝑇
𝐸𝐸𝑝𝑝ℎ

(4-7)

𝐸𝐸𝑝𝑝𝑝𝑝

= 𝐸𝐸 ,
𝑝𝑝ℎ

where Eph is the energy of a photon, c is the speed of light, 𝜆𝜆 is the LED wavelength and ℎ is the
Plank’s constant. The energy of the photon is approximately 6.626x10−34 J and the energy of the

pixel (Epx) is obtained by multiplying 𝑃𝑃𝑝𝑝𝑝𝑝 and the integration time (∆T=100 ms). The ratio of the
pixel energy over the photon energy gives the number of photons reaching the pixel’s photodiode.

Table 4-3 summarizes the power measured at the silicon surface plane from the LED (PCCD,S), the
power over the pixel ( 𝑃𝑃𝑝𝑝𝑝𝑝 ), and the number of photons for different LED currents.
Table 4-3. Power over the pixel for three samples.
𝐩𝐩𝐩𝐩

𝐈𝐈𝐋𝐋𝐋𝐋𝐋𝐋 (𝛍𝛍𝛍𝛍) 𝐏𝐏 𝐏𝐏𝐂𝐂𝐂𝐂𝐂𝐂,𝐒𝐒 (𝐧𝐧𝐧𝐧) 𝐏𝐏𝐩𝐩𝐩𝐩 �𝛍𝛍𝛍𝛍𝟐𝟐 � Number of Photons
0.53

5.7

0.404

92460

1.51
3.11

16.21
33.43

1.145
2.35

261620
537113

Figure 4-12. Light intensity over the CCD (Lumera Infinity 3) surface.
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Figure 4-13. Light intensity over the power meter aperture.

Figure 4-14. Light intensity over a single pixel
4.2.5

Regular Pixel Testing
For different Ppx, the CMOS sensor output signal is measured at 1x and 10x amplification.

Every pixel was tested, and they all provided similar results that are presented in Table 4-4.
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Table 4-4. Pixel Response, 1x and 10x-Gain Modes.
𝐩𝐩𝐩𝐩

Ppx �𝛍𝛍𝛍𝛍𝟐𝟐 �

Tint (ms)

0.405
1.145
2.35

4.2.6

△Vout,1x (V)

100
100
100

0.01125
0.03375
0.0675

△Vout,10x (V)
0.1052
0.319
0.633

Quantum Efficiency
The QE is one of the most important parameters that determine the quality of the sensor. It

is defined by the ratio of electrons produced by the incident photons in a photodetector, which is
a function of the photodiode geometry and doping concentrations [41]. The QE always results in
values less than 1 for most photodetectors. The number of electrons is determined by calculating
the differential charge stored in the well capacitance during the integration time, and is described
by
𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁𝑁 𝑜𝑜𝑜𝑜 𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 =

∆𝑄𝑄𝑝𝑝𝑝𝑝
𝑞𝑞

=

𝐶𝐶𝑝𝑝ℎ ∆𝑉𝑉𝑃𝑃𝑃𝑃
𝑞𝑞

(4-8)

,

where ∆𝑉𝑉𝑃𝑃𝑃𝑃 is the difference between the pixel reset voltage minus the voltage at the end of the
integration phase, as shown in Figure 4-15, and it is measured at the output of the amplifier in 1x

gain mode. 𝐶𝐶𝑝𝑝ℎ is the average well capacitance during the integration time and is calculated to be

410.93 fF. Then, by dividing the total average charge by the elementary charge, one can find the
number of electrons. Table 4-5 summarizes the quantum efficiency for different optical power over
the pixel.
Table 4-5. Quantum Efficiency Summary.
𝐩𝐩𝐩𝐩

Ppx �𝛍𝛍𝛍𝛍𝟐𝟐 � Number of Photons Number of Electrons QE(%)
0.405
1.145
2.35

92460
261620
537113

32246.59
96311.71
192623.43
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34.87
36.81
35.86

Figure 4-15. CMOS sensor output signal at 1x gain.
4.2.7

Conversion Gain (CG)
This parameter is defined as the ratio of signal generated over the number of electrons, and

is set primarily by the well capacitance [41], which is described by
∆𝑉𝑉

𝑃𝑃𝑃𝑃
𝐶𝐶𝐶𝐶 = #𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒
=

∆𝑉𝑉𝑃𝑃𝑃𝑃
𝐶𝐶𝑝𝑝ℎ ∆𝑉𝑉𝑃𝑃𝑃𝑃
𝑞𝑞

(4-9)

𝑞𝑞

= 𝐶𝐶,

where 𝐶𝐶𝑝𝑝ℎ is the well capacitance, and ∆𝑉𝑉𝑃𝑃𝑃𝑃 is the pixel signal output. Equation (4-9) shows that

the well capacitance is inversely proportional to the conversion gain; thus, a lower capacitance
increases the 𝐶𝐶𝐶𝐶. The adverse effects of having a low-well capacitance are the reduction of the

dynamic range, signal-to-noise ratio, and the quantum efficiency. The CG achieved in this design
is 0.4 µV/e-.
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4.2.8

Current and Voltage Responsivity
This parameter can be expressed as the ratio of the current or voltage signal over the incident

radiant power. The responsivity units are normally expressed in (V/J) or (A/W). The following
equations are used to calculate the responsivity:
(4-10)

𝐼𝐼𝑝𝑝𝑝𝑝

𝑅𝑅𝐼𝐼,𝑝𝑝𝑝𝑝 = 𝑃𝑃 ,
𝑝𝑝𝑝𝑝

𝐼𝐼𝑝𝑝𝑝𝑝 = 𝐶𝐶𝑝𝑝ℎ

∆𝑉𝑉𝑃𝑃𝑃𝑃
∆𝑇𝑇

(4-11)

,

where 𝑅𝑅𝑝𝑝𝑝𝑝 is the current responsivity of the pixel in (A/W), 𝐼𝐼𝑝𝑝𝑝𝑝 is the diode photocurrent, 𝑃𝑃𝑝𝑝𝑝𝑝 is
the optical power over the pixel, 𝐶𝐶𝑝𝑝ℎ is the well capacitance, ∆𝑇𝑇 is the integration time, and ∆𝑉𝑉𝑃𝑃𝑃𝑃

is the pixel voltage swing. Table 4-6 shows the current and the voltage responsivity of the CMOS
image sensor for 100 ms integration time
Table 4-6. Voltage and current responsivity summary.
pW

V

A

Ppx �μm2 � RV,px x1011 � J � RI,px �W�
0.404
1.145
2.35

4.2.9

3.10
3.28
3.19

0.13
0.13
0.13

Luminous and Radiant Sensitivity
There are two parameters to express sensitivity in a CMOS image sensor. The first is

expressed in V/W⋅m2 (radiometry) and the second is lux/V⋅s (photometry). In photometry, the
sensitivity of the human eye to the wavelength is considered, whereas in radiometry, the power
measurement, takes the whole light spectrum into account. The watt is the fundamental unit of the
radiant power, whereas the fundamental unit of the luminous power is the lumen. A lux is
equivalent to a lm/m2.
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Photometric and radiometric units can be converted using Figure 4-16, which shows the
luminous efficiency as a function of wavelength. This plot indicates that the human eye is most
sensitive to green light, which is 555 nm.

Figure 4-16. Luminous estimation using interpolation as shown in the red line.
To convert from radiometry to photometry, the luminous efficiency is obtained at 454 nm,
which is the LED wavelength to test the CMOS sensor. As seen in Figure 4-16, there is not a
specific conversion value for 454 nm; thus, an interpolation technique between the two closest
points is necessary to estimate the luminous efficiency. Table 4-7 shows various radiometry to
photometry conversions for different LED light intensities at 454 nm. The luminous sensitivity of
the sensor is found to be ~9.98 mV/lux⋅s at 0.1 s integration time.
Table 4-7. Luminous sensitivity summary.
pW

lm

mV

V

Ppx �μm2 � Lux �m2 � Luminous Sensitivity �lux⋅s� Radiant Sensitivity x1010 �W⋅µm2 �
0.404
1.145
2.35

12.93
36.56
75.12

9.71
10.25
9.98

3.10
3.28
3.19
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4.2.10 Dark Current
Dark current can be defined as the ratio of the amount of charge collected by the photodiode
capacitance to the integration time in the absence of light. This signal is mainly due to the thermal
generation due to the carriers in the depletion region, interface traps at the diode perimeter, and
surface states at the silicon dioxide interface [41]. Other significant components of the dark
currents are the leakage current of the reset transistor, and the source follower. The implemented
design achieves a very low-dark signal of 1.67 mV/s and a dark current of 0.68 fF, resulting in a
maximum integration time of 514 s. This long integration time improves the photocurrent
sensitivity of low-level light emitted from biochemical substances. Figure 4-17 shows the linear
integration of the dark signal as a function of time, and shows how the sensor is able to integrate
the signal for 64 s. The long integration time of 514 s was measured using a digital voltmeter since
the oscilloscope was not able to measure the signal for more than 100 s. Figure 4-18 shows the
linear relationship between dark signal and integration time. As the integration time increases, the
detector’s dark signal slowly increases with an average slope of 1.67 mV/s.

Figure 4-17. Dark current characterization for a 64 s integration time.
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Figure 4-18. Dark signal vs integration time.
4.2.11 CMOS Image Sensor Survey
Table 4-8 compares various parameter pertaining to the CMOS image sensor to other lowlight detectors used for biosensing applications. The implemented design presents a very low dark
current, which allows a high dynamic range and a long integration time. The maximum integration
measured in the implemented design is 514 s. No other work has been able to obtained larger
integration times. The only work that measures a lower dark current density is the work in [11],
which uses special non-standard CMOS technology to decrease the dark current, achieving a large
integration time of 384.6 s.
This work also provides a significant improvement in dynamic range. Some of the reasons
for this are the source follower isolation which improves the SF gain, and the folded cascode
amplifier that has a wide input common-mode range in 1x gain.
Furthermore, notice that the only parameters that are lower compared to the work in [11],
are the current responsivity and the quantum efficiency. This is because [11] implements a pinned
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photodiode which provides improved sensitivity and photoresponsivity compared to the standard
PN photodiode in this work [41].
This work also lays the foundation for fully automated lab-on-a-chip by implementing
actuated valves. As seen in Table 4-8, no studies have implemented a valve control microfluidic
device using a contact-imaging technique, which is critical for the handling of small samples
assays needed in biosensing applications.
Table 4-8. Contact-imaging system survey.
Specifications

[10]

[11]

[5]

[12]

[36]

[37]

This
work

Technology (µm)

0.35

0.18

0.18

0.35

0.5

0.5

0.18

Supply (V)
QE (%)
QE wavelength (nm)
Conversion Gain
(µV/e-)
Photodiode area (µm2)
Max integration time
(s)
Reset Voltage (V)
Dark Current (fA)
Dark Current Density
(pA/cm2 )

3.3
32
480

1.8
40
560

1.8
16
450

3.3
N/A
532

5
N/A
N/A

3.3
3.86
450

1.8
36
454

1.6

10.7

27.5

N/A

22

32

0.4

9.80x101

2.25x104

1.5x101

6.64x101

1.2x101

1.7x102

6.25x102

90

384

N/A

N/A

3

3

514

2.3
3.7

1
0.4

1.15
4.6

3.3
36

3.3
2.8

N/A
0.6

1.56
0.68

3.6x103

1.73x100

3.1x104

5.4x104

2.3x104

1.4x102

1.08x102

37.7

2.6

791.7

2400

460

113

1.67

60.1 @
13.4s

58 @
30s
61 @
30 s
9.4x105

46 @
N/A

N/A

N/A

44 @
14.3s

50

46

53.6

N/A

N/A

64.5x10

N/A

52 @
0.2s
75.2 @
1s
2.32x106

0.12

0.18

0.06

N/A

N/A

0.014

0.13

2.3

26

18

26.2
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2.37

10.27

239

N/A

272.6

N/A

2500

34.1

157.5

100

150
p+/N/-psub (PPD)

5.81

N/A

7.27

5.0

nw –p-sub

n+-p-sub

n+ -p-sub

nw/p-sub

410.9
n+ -psub

Dark signal (mV/s)
SNR max (dB)

Dynamic Range (dB)

67.8

Full-well capacity (e-)
Current responsivity
(A/W)
Total Power (mW)
Input-referred Noise
(µVrms)
Well capacitance (fF)

1.2x10

Photodiode type
Integrated fluidics
Actuated Valves

6

n+ -p-sub

53
3

PDMS

No

PDMS

No

No

No

PDMS

No

No

No

No

No

No

yes
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PMT vs CMOS Image Sensor
This section presents the quantitative comparison between the CMOS image sensor and the
photomultiplier tube. The signal-to-noise ratio is compared for different integration times and same
optical power. In both the CMOS image sensor (Figure 4-9) and the PMT optical setup, the LED
is located 11 mm away from the detector, and the low-pass corner frequency of the amplifier is
500 Hz.
4.3.1

PMT Optical Setup
The PMT optical setup is composed of a PMT (Hamamatsu H10720-01), an amplifier

(Hamamatsu C5438-01), a nickel plate, a 50 Ω load resistor (R), and a capacitive load (C ), as
shown in Figure 4-19.

Figure 4-19. PMT experimental setup.
The PMT consists of a photocathode, focusing electrode, electron multiplier, and an anode, as
shown in the Figure 4-20. The photocathode converts the incident photons into electrons which
are then focused and accelerated by the focusing electrode. These electrons are then directed
toward a series of dynodes, where the electrons are multiplied by a process called secondary
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emission. Finally, the anode converts the amplified electron flux into an output signal through the
electrical connectors. The implemented photomultiplier has the following sensitivity
characteristics.
•

Cathode luminous sensitivity of 200 µA/lm

•

Cathode radiant sensitivity of 77 mA/W,

•

Anode luminous sensitivity 400 A/lm

•

Anode radiant sensitivity 1.5x105 A/W,

•

Anode dark current 1nA (after 30 min of storage in darkness)

Figure 4-20. PMT architecture.
The PMT transimpedance amplifier performs a current to voltage conversion, and allows
precise estimations of the output current without using an expensive, high-sensitive ammeter [40].
This amplifier has a very wide bandwidth of 50 MHz, with a gain of approximately 54 dB (500x).
The output of the amplifier is connected to a 50 Ω load in parallel with a 1 MΩ impedance
oscilloscope and provides a 25 mV/µA conversion factor.
The fabricated nickel plate consists of a transparent coverslip covered with nickel.
Photolithography is used to pattern a 25x25 µm2 photoresist onto the center of the coverslip, which
is then evaporated with nickel to form a layer of 100 nm thickness. After nickel evaporation, the
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plate is immersed in acetone to remove the photoresist underneath the evaporated metal, thus
creating a small opening in the middle of the plate. The size of the aperture is the same as the
CMOS photosensitive area, allowing a reasonable SNR comparison between the CMOS sensor
and the PMT.
4.3.2

PMT SNR Calculation
The output signal of the PMT is filtered by an analog filter with 500 Hz bandwidth. This

filter is created by increasing the load capacitance of the transimpedance amplifier to be 5.7 µF.
Figure 4-21 shows the output signal of the PMT after filtering.
In order to compare the PMT SNR to the CMOS image sensor SNR, the PMT SNR is
calculated as follows. For a time window shown in Figure 4-21, the signals (S1-S5) are integrated
for a particular integration time, which in this case is 10 s. To provide an accurate average signal
and noise, 50 samples were used (S1-S50). The mean and standard deviation of this sample array
is calculated to obtain the signal and noise respectively. Thus, we can compare the CMOS image
sensor SNR and the PMT SNR for different integration times.

Figure 4-21. PMT output signal.
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4.3.3

CMOS Image Sensor SNR Calculation
The CMOS sensor output signal is first low-pass filtered using an analog filter with 500

Hz bandwidth. This corner frequency is achieved by setting the load capacitance to 172.2 nF for
1x gain and 1.04 µF for 10x gain. Figure 4-22 shows the CMOS sensor filtered output signal as a
function time in 1x gain. Using correlated double sampling, as explained in section 4.2.1, the
differential signal is sampled over 50 cycles. The mean and standard deviation of all the differential
samples are the signal and the noise used to calculate the SNR.

Figure 4-22. CMOS image sensor output signal.
4.3.4

CMOS vs PMT Results
The PMT and CMOS image sensor SNRs are plotted as a function of the integration time

for the same input optical power (1.82 pW/µm2), as shown in Figure 4-23. This plot shows that
SNR in 10x gain is higher than the PMT SNR, and the SNR in 1x gain is larger than the PMT SNR
by approximately 10 dB. Additionally, notice that the 1x gain SNR is lower than the 10x SNR
because the noise in 1x gain is approximately 2x times greater.
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Both in 1x and 10x gain, the detector reaches saturation as the integration time increases. 1x
gain, however, reaches saturation at a later time (200 ms) compared to 10x gain (100 ms). The
reason is because the amplifier enters in the triode region faster, limiting the output swing in 10x
gain. Additionally, the input range for 10x gain is lower than in 1x gain.

Figure 4-23. SNR comparison between the PMT and the CMOS image sensor.
Chemiluminescence (CL)
Chemiluminescence is the emission of light as a result of a chemical reaction. The
chemiluminescent reaction produces an excited, or higher energy intermediate, which relaxes to a
ground level by releasing energy in the form of light. There are two main pathways by which the
excited intermediate can release its energy: the direct and the indirect de-excitation. In the direct
de-excitation, the emission of light is a characteristic of the excited intermediate, whereas, in the
indirect de-excitation, the excited intermediate transfers its energy to a suitable fluorescent dye
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[45]. In this thesis, the indirect method is implemented since the chemicals are less expensive, and
the reaction emits more light. The following two section describes chemiluminescence procedure
as well as the reaction used in this design.
4.4.1

Chemical Mixing Procedure and Dilution
Mixing is a very important procedure in the chemical field since an adequate understanding

of mixing results in high chemical yields, and decreases the production cost. Figure 4-24 shows
the mixing method that was used to generate the chemiluminescent analyte. The mixing procedure
is as follows: first, 25 mg of CPPO, 50 mg of sodium acetate, and 4 ml of solvent are mixed inside
a glass container, as shown in Figure 4-24 (a). Next, 1 ml of hydrogen peroxide is mixed with the
solution in container (a). Then, 1 ml of solvent and 1 mg of fluorescent dye are mixed inside a
different container until the dye has been dissolved (b). Finally, the dissolved dye is mixed with
the chemicals inside the combined container (a) and (c), to create the light emitting substance.
Table 4-9 summarizes the chemical characteristics as well as the concentrations used to generate
the chemiluminescent substance. Sodium acetate was added as a base since the chemical reaction
works better in alkaline conditions than in acidic conditions, while diethyl phthalate allows the
chemical reaction to continue for a longer period of time.

Figure 4-24. Mixing method to generate the chemiluminescent substance.
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Table 4-9. Chemical characteristics and concentrations.
Name
Formula
Density (g/cm3) Concentration
Sodium Acetate
C2H3NaO2
1.53
50 mg
Hydrogen Peroxide (30%)
H2O2
1.10
1 ml
*
CPPO
C22H24C16O8
25 mg
9,10 dephenylanthracene
C26H18
1.22
1 mg
Diethyl Phthalate (solvent)
C12H14O4
1.12
5 ml
*Bis

4.4.2

[3,4,6-trichloro-2 pentyloxycarbonyls phenyl]

Chemical Reaction
Figure 4-25 shows the chemiluminescent chemical reaction when the indirect de-excitation

process is used. The core structure of the CPPO is the phenyl oxalate ester. The combination of
the hydrogen peroxide with the phenyl oxalate ester, yields two moles of phenol (side product)
and a mole of peroxyacid ester (1,2-dioxetanedione), which is a highly energetic ring compound.
Then, the ring compound decomposes to give CO2, thus exciting the fluorescent dye molecule.
Finally, the excited dye relaxes back to a ground state by releasing visible light, according to the
dye color.

Figure 4-25. Diphenyl oxalate oxidation (a), excited state intermediate decomposition (b), dye
relaxation by light emission (c).
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Signal vs Concentration Test Setup
This section presents the contact imaging setup used to detect low concentration of the
chemiluminescent analyte. Contact imaging allows the sample to be in close proximity to the
CMOS image sensor, thus increasing the photon collection rate. Figure 4-26 shows the complete
contact imaging system, including the pressure source, regulator, solenoid control valves (CV1,
CV2, CV3, CV4,), digital signal generator, syringe pump, and the chemiluminescent (CL) sample
assay.
The pressure source provides compressed air that is controlled by the solenoid valves. Said
valves are control by the digital signal generator, and determine which fluid channel is either on
or off. Vdd is the power source for the CMOS image sensor. The microfluidic device is placed on
top of the CMOS sensor PCB, which is power by Vdd. The CL analyte is sampled with a syringe
pump and sent to the PDMS microfluidic device, which is operated by the valve system previously
described.

Figure 4-26. Complete contact-imaging experimental setup diagram.
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4.5.1

CMOS Sensor Sensitivity for Different Dye Concentration
To detect different concentrations of the light emitting assay, the dye component of the

substance is diluted. The output signal is measured for five dilution factors, which are: 20x,10x,
5x, 2x, and 1x. We chose to dilute the dye chemical because it is the critical component in
decreasing the light intensity.
Figure 4-27 shows the CMOS image sensor output signal as a function of the dye
concentration for different integration times. The dark signal is also plotted on this graph, which
is represented by the blue dashed line. The error bars provide an intuition of the noise for every
point illustrated. As seen in the graph, the lowest fluorescence dye concentration that the CMOS
sensor is able to detect is 25.22 µM for this particular chemiluminescence solution. This graph
also shows that as the integration time increases the signal is closer to saturation point, which is
about 900 mV.

Figure 4-27. CMOS sensor signal vs dye concentration.
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4.5.2

Pseudo-Resistor Problem
The pseudo-resistor had several disadvantages that affected our design. First, the

subthreshold region of the PMOS transistor was sensitive to process voltage and temperature
variations (PVT) [38]. Second, the pseudo-resistor was sensitive to light. The source-well-drain
junction capacitance created a depletion region that allowed a small fraction of photons to be
converted into electrons. Due to the high impedance of the pseudo-resistor, even a small fraction
of electrons significantly changed the bias voltage of the amplifier, which decreased the gain and
altered the reset voltage. We tried covering the pseudo-resistor with two metal layers when we
designed the second version of the CMOS sensor, but this failed since the light still diffracted
around the metals, thus reaching the pnp junction capacitance.
Microfluidic Device Experimental Measurement
Figure 4-29 shows the microfluidic device fluid and pressure ports connected to 1 cm long
24-gauge stainless steel tubing (New England Small Tube, Litchfield, NH) attached to various
PTFE microbore tubings (Cole-Parmer, Vernon Hill IL). For the fluid channel ports, the input
PTFE microbore tubing is connected to a syringe pump (Harvard Apparatus, Holliston, MA) that
contains the sample fluid, and the output tubing carries the fluid away from the chip. For the control
channel ports, the PTFE microbore tubing is connected to solenoid valves and a manifold to
individually pressurize the actuation chamber to either 0 or 20 psi. For this design, the solenoid
valves can be controlled manually using a mechanical switch or digitally using the signal generator.
The actuated valves present a convenient method to deliver the fluids without having to remove
the pins from the PDMS.
The problem of sending compressed air to the control channel in order to close the valves,
is that PDMS is gas permeable, resulting in a malfunctioning valve. To prevent this from
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happening, the actuation chambers are first filled with deionized water, and then actuated with
compressed air.

Figure 4-28. Contact-imaging test setup diagram.

Figure 4-29. Microfluidic device with inlet/outlet pins.
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Figure 4-30. Complete contact-imaging experimental setup.
4.6.1

Valve Operation
To test the operation of the valves, the controlled channels are filled with water (dyed with

food coloring for contrast), as shown in Figure 4-31. When the controlled channels are actuated
with pressured air (20 psi), they collapse the fluid channels, whereas when the pressured air is
released, the valves reopen. The reopening of the valves allows the fluid to be directed to the
CMOS sensor array. For instance, V2 and V3 direct the fluid that is injected into the inlet, to either
the top or to the bottom photosensitive pixel array, while the central purpose of V4 is to maintain
the fluid within the sensor array. Figure 4-32 shows the actuation of the valve V2, thus blocking
the fluid. Figure 4-33 shows V2 allowing the flow of the fluid. After the CL analyte has been
sampled by the CMOS sensor.
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Figure 4-31. Microfluidic channels filled with colored water.

Figure 4-32. V2 blocking the fluid.

Figure 4-33. V2 allowing the flow of the fluid.
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5

CONCLUSIONS

Thesis Contributions
The following list includes the contributions that I have made researching microfluidic
devices and CMOS image sensors.
•
•
•
•
•
•
•
•
•
•

Designed a second version of the CMOS image sensor using Cadence (0.18-µm
technology).
Analyzed and characterized a 3T APS architecture and a folded-cascode amplifier in an
open-loop and closed-loop configuration.
Measured and calculated the quantum efficiency, conversion gain, responsivity, and
luminous sensitivity of the CMOS image sensor.
Demonstrated the first use of integrated microfluidic control using a PDMS device with a
CMOS chip.
Analyzed the pixel noise including the reset, readout, and integration noise.
Compared quantitatively the performance of the contact CMOS image sensor and a PMT.
Fabricated a five-layer microfluidic device using PDMS to be used in a contact imaging
setup.
Compared and analyzed the dark current of the CMOS sensor across different works.
Fabricated a coverslip covered with nickel in a class 10 cleanroom using the e-beam
evaporator.
Mixed chemicals to produce different concentrations of light to be tested using the CMOS
image sensor.
Summary and Future Work
We have successfully designed and characterized a custom contact-imaging system using a

CMOS image sensor and a PDMS microfluidic device. The CMOS image sensor contains
integrated pixels, buffers, an amplifier, and control logic. The microfluidic device consists of
microfluidic channels with actuated values. Extensive electrical, optical, and microfluidic testing
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demonstrates correct functionality in all sub-systems and improvements in several key metrics
over prior work. The measurement results show, for the first time, a quantitative comparison of
the performance of the PMT and the contact imaging-based sensor. This work also demonstrates
the first use of integrated microfluidic controls using a valved PDMS device with a CMOS chip,
thus laying the foundation for fully automated lab-on-chips.
Chapter 2 describes the CMOS sensor architecture which consists of the 3T APS
architecture, the non-inverting amplifier, and the pixel-select and reset logic. This design achieves
low-dark signal (1.67 mV/s), high-dynamic range (75.2 dB), high peak SNR (51 dB), and highintegration time (514 s), critical parameters that set the quality of the sensor.
Chapter 3 describes the fabrication of the contact-imaging microfluidic device. This
microfluidic device is implemented using five layers of PDMS in a class-10 cleanroom. This
device allows fine control of the flow of very small quantities of light-emitting substance to the
surface of the CMOS image sensor. The actuated valves on the device manipulate the lightemitting analyte in the channels. We note that, to the best of our knowledge, this is the first
integration of actuated valves in a contact imaging system. .
Chapter 4 provides the experimental results of the CMOS image sensor and the microfluidic
device. This chapter presents the results for several optical parameters, including quantum
efficiency, conversion gain, current and voltage responsivity, radiant and luminous sensitivity,
dynamic range and SNR. These results are compared against several prior contact-imaging works
for biosensing applications. The results show that this design had the lowest dark signal and the
highest integration time and dynamic range. Next, the SNR for the CMOS image sensor and the
PMT were compared. Our detector achieved approximately 10-dB higher SNR across different
integration times compared to the PMT.
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5.2.1

Future work
The contact-imaging microfluidic device can be used to detect micro-droplets using a

closed-loop feedback control [19]. However, to detect fast-moving droplets across the microfluidic
channel, the pixel sampling speed needs to be increased.
Additionally, other types of photo detectors need to be considered to improve the
sensitivity of the sensor such as pin photodiodes, photogates and NPN phototransistors. For
example, in Table 4-8, it showed that the pin photodiode presented a higher sensitivity compared
to this work. Photogates and NPN phototransistors could also be explored to improve the sensitive
of the pixel. The work in [46] and [47] present the implementation of a photogate and a
phototransistor for biosensing applications.
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